ITMI931871A1 - Circuito amplificatore perfezionato e dispositivo di memoria a semiconduttore impiegando lo stesso - Google Patents
Circuito amplificatore perfezionato e dispositivo di memoria a semiconduttore impiegando lo stessoInfo
- Publication number
- ITMI931871A1 ITMI931871A1 IT001871A ITMI931871A ITMI931871A1 IT MI931871 A1 ITMI931871 A1 IT MI931871A1 IT 001871 A IT001871 A IT 001871A IT MI931871 A ITMI931871 A IT MI931871A IT MI931871 A1 ITMI931871 A1 IT MI931871A1
- Authority
- IT
- Italy
- Prior art keywords
- same
- memory device
- semiconductor memory
- amplifier circuit
- improved amplifier
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4096—Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
- H03K5/24—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude
- H03K5/2472—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors
- H03K5/2481—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors with at least one differential stage
Landscapes
- Engineering & Computer Science (AREA)
- Databases & Information Systems (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Amplifiers (AREA)
- Dram (AREA)
- Static Random-Access Memory (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4233356A JPH0685564A (ja) | 1992-09-01 | 1992-09-01 | 増幅器回路 |
Publications (3)
Publication Number | Publication Date |
---|---|
ITMI931871A0 ITMI931871A0 (it) | 1993-08-31 |
ITMI931871A1 true ITMI931871A1 (it) | 1995-03-03 |
IT1272543B IT1272543B (it) | 1997-06-23 |
Family
ID=16953871
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ITMI931871A IT1272543B (it) | 1992-09-01 | 1993-08-31 | Circuito amplificatore perfezionato e dispositivo di memoria a semiconduttore impiegando lo stesso |
Country Status (5)
Country | Link |
---|---|
US (1) | US5373473A (it) |
JP (1) | JPH0685564A (it) |
KR (1) | KR0129790B1 (it) |
DE (1) | DE4324649C2 (it) |
IT (1) | IT1272543B (it) |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5508643A (en) * | 1994-11-16 | 1996-04-16 | Intel Corporation | Bitline level insensitive sense amplifier |
JPH08190799A (ja) * | 1995-01-09 | 1996-07-23 | Mitsubishi Denki Semiconductor Software Kk | センスアンプ回路 |
DE19547778C1 (de) * | 1995-12-20 | 1997-05-07 | Texas Instruments Deutschland | CMOS-Treiberschaltung |
KR100508023B1 (ko) * | 1998-04-03 | 2005-11-30 | 삼성전자주식회사 | 엘디디형 다결정 규소 박막 트랜지스터 및 그 제조 방법 |
JP4531150B2 (ja) * | 1998-11-09 | 2010-08-25 | Okiセミコンダクタ株式会社 | 半導体記憶装置 |
DE69929579D1 (de) * | 1999-06-30 | 2006-04-13 | St Microelectronics Nv | LVDS Empfänger unter Verwendung von differentiellen Verstärkern |
US7269212B1 (en) | 2000-09-05 | 2007-09-11 | Rambus Inc. | Low-latency equalization in multi-level, multi-line communication systems |
US6396329B1 (en) | 1999-10-19 | 2002-05-28 | Rambus, Inc | Method and apparatus for receiving high speed signals with low latency |
US7124221B1 (en) | 1999-10-19 | 2006-10-17 | Rambus Inc. | Low latency multi-level communication interface |
US7161513B2 (en) | 1999-10-19 | 2007-01-09 | Rambus Inc. | Apparatus and method for improving resolution of a current mode driver |
US8861667B1 (en) | 2002-07-12 | 2014-10-14 | Rambus Inc. | Clock data recovery circuit with equalizer clock calibration |
US7362800B1 (en) | 2002-07-12 | 2008-04-22 | Rambus Inc. | Auto-configured equalizer |
US7292629B2 (en) | 2002-07-12 | 2007-11-06 | Rambus Inc. | Selectable-tap equalizer |
US6944079B2 (en) * | 2003-12-31 | 2005-09-13 | Micron Technology, Inc. | Digital switching technique for detecting data |
US8283946B2 (en) | 2010-04-15 | 2012-10-09 | Micron Technology, Inc. | Signaling systems, preamplifiers, memory devices and methods |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5592008A (en) * | 1978-12-29 | 1980-07-12 | Fujitsu Ltd | Cmos differential amplifier |
JPS57198594A (en) * | 1981-06-01 | 1982-12-06 | Hitachi Ltd | Semiconductor storage device |
JPS5979486A (ja) * | 1982-10-27 | 1984-05-08 | Nec Corp | センスアンプ |
JPS59175089A (ja) * | 1983-03-25 | 1984-10-03 | Oki Electric Ind Co Ltd | Mosセンスアンプ回路 |
JPS6247897A (ja) * | 1985-08-28 | 1987-03-02 | Sony Corp | 読み出し増幅器 |
JPH0743938B2 (ja) * | 1985-10-09 | 1995-05-15 | 日本電気株式会社 | 差動増幅器 |
JPH0736272B2 (ja) * | 1986-12-24 | 1995-04-19 | 株式会社日立製作所 | 半導体集積回路装置 |
JPS63178607A (ja) * | 1987-01-19 | 1988-07-22 | Mitsubishi Electric Corp | 誤差増幅器 |
JPS63253706A (ja) * | 1987-04-09 | 1988-10-20 | Nec Corp | 差動回路 |
JPS6462907A (en) * | 1987-09-02 | 1989-03-09 | Nec Corp | Differential amplifier circuit |
US4891792A (en) * | 1987-09-04 | 1990-01-02 | Hitachi, Ltd. | Static type semiconductor memory with multi-stage sense amplifier |
US4954992A (en) * | 1987-12-24 | 1990-09-04 | Mitsubishi Denki Kabushiki Kaisha | Random access memory having separate read out and write in bus lines for reduced access time and operating method therefor |
US5126974A (en) * | 1989-01-20 | 1992-06-30 | Hitachi, Ltd. | Sense amplifier for a memory device |
JP2647527B2 (ja) * | 1990-02-21 | 1997-08-27 | シャープ株式会社 | センス増幅回路 |
JPH0482089A (ja) * | 1990-07-23 | 1992-03-16 | Nec Corp | センスアンプ回路 |
JPH04163795A (ja) * | 1990-10-29 | 1992-06-09 | Nec Corp | カレント・ミラー型感知増幅器 |
JPH04214297A (ja) * | 1990-12-13 | 1992-08-05 | Mitsubishi Electric Corp | 増幅回路 |
JP2745251B2 (ja) * | 1991-06-12 | 1998-04-28 | 三菱電機株式会社 | 半導体メモリ装置 |
US5237533A (en) * | 1991-12-20 | 1993-08-17 | National Semiconductor Corporation | High speed switched sense amplifier |
-
1992
- 1992-09-01 JP JP4233356A patent/JPH0685564A/ja active Pending
-
1993
- 1993-07-22 US US08/104,742 patent/US5373473A/en not_active Expired - Fee Related
- 1993-07-22 DE DE4324649A patent/DE4324649C2/de not_active Expired - Fee Related
- 1993-08-31 KR KR1019930017287A patent/KR0129790B1/ko not_active IP Right Cessation
- 1993-08-31 IT ITMI931871A patent/IT1272543B/it active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
KR0129790B1 (ko) | 1998-10-01 |
KR940008227A (ko) | 1994-04-29 |
IT1272543B (it) | 1997-06-23 |
ITMI931871A0 (it) | 1993-08-31 |
US5373473A (en) | 1994-12-13 |
DE4324649C2 (de) | 1994-11-10 |
DE4324649A1 (de) | 1994-03-10 |
JPH0685564A (ja) | 1994-03-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69322311T2 (de) | Halbleiterspeicheranordnung | |
DE69322747T2 (de) | Halbleiterspeicheranordnung | |
DE69322725T2 (de) | Halbleiterspeicheranordnung | |
KR940011024U (ko) | 반도체 메모리 장치 | |
DE69427443D1 (de) | Halbleiterspeicheranordnung | |
DE69432846D1 (de) | Halbleiterspeichereinrichtung | |
ITMI931871A1 (it) | Circuito amplificatore perfezionato e dispositivo di memoria a semiconduttore impiegando lo stesso | |
DE69326494T2 (de) | Halbleiterspeicheranordnung | |
DE69219518D1 (de) | Halbleiterspeicheranordnung | |
DE69332966D1 (de) | Halbleiterspeicherbauelement | |
DE69322436D1 (de) | Halbleiterspeicheranordnung | |
DE69324470D1 (de) | Halbleiterspeicheranordnung | |
DE69325132D1 (de) | Halbleiterspeicherbauelement | |
DE69427107T2 (de) | Halbleiterspeicheranordnung | |
DE69215555T2 (de) | Halbleiterspeicheranordnung | |
DE69331210T2 (de) | Integriertes Speicherschaltungsgerät | |
DE69321544T2 (de) | Halbleiterspeicheranordnung | |
DE69326108D1 (de) | Halbleiterspeicheranordung | |
DE69315861D1 (de) | Tragbares Halbleiterspeicher-Gerät | |
DE69432764D1 (de) | Halbleiterspeichereinrichtung | |
DE69420195D1 (de) | Halbleiterspeicheranordnung | |
DE69326206T2 (de) | Halbleiterspeicheranordnung | |
DE59208431D1 (de) | Integrierte Halbleiterspeicheranordnung | |
DE69323386D1 (de) | Halbleiterspeicheranordnung | |
DE9219094U1 (de) | Halbleiterspeichervorrichtung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
0001 | Granted | ||
TA | Fee payment date (situation as of event date), data collected since 19931001 |
Effective date: 19960828 |