ITMI931153A0 - Dispositivo di memoria con tempo di accesso ridotto delle celle di memoria in una modalita' di prova - Google Patents

Dispositivo di memoria con tempo di accesso ridotto delle celle di memoria in una modalita' di prova

Info

Publication number
ITMI931153A0
ITMI931153A0 IT93MI1153A ITMI931153A ITMI931153A0 IT MI931153 A0 ITMI931153 A0 IT MI931153A0 IT 93MI1153 A IT93MI1153 A IT 93MI1153A IT MI931153 A ITMI931153 A IT MI931153A IT MI931153 A0 ITMI931153 A0 IT MI931153A0
Authority
IT
Italy
Prior art keywords
test mode
access time
memory device
reduced access
memory cells
Prior art date
Application number
IT93MI1153A
Other languages
English (en)
Inventor
Yoshinori Inoue
Original Assignee
Yoshinori Inoue
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yoshinori Inoue filed Critical Yoshinori Inoue
Publication of ITMI931153A0 publication Critical patent/ITMI931153A0/it
Publication of ITMI931153A1 publication Critical patent/ITMI931153A1/it
Application granted granted Critical
Publication of IT1271544B publication Critical patent/IT1271544B/it

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/14—Implementation of control logic, e.g. test mode decoders
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/12015—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details comprising clock generation or timing circuitry
ITMI931153A 1992-06-05 1993-06-01 Dispositivo di memoria con tempo di accesso ridotto delle celle di memoria in una modalita' di prova IT1271544B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4145749A JP3007475B2 (ja) 1992-06-05 1992-06-05 メモリ装置

Publications (3)

Publication Number Publication Date
ITMI931153A0 true ITMI931153A0 (it) 1993-06-01
ITMI931153A1 ITMI931153A1 (it) 1994-12-01
IT1271544B IT1271544B (it) 1997-05-30

Family

ID=15392269

Family Applications (1)

Application Number Title Priority Date Filing Date
ITMI931153A IT1271544B (it) 1992-06-05 1993-06-01 Dispositivo di memoria con tempo di accesso ridotto delle celle di memoria in una modalita' di prova

Country Status (5)

Country Link
US (1) US5361230A (it)
JP (1) JP3007475B2 (it)
KR (1) KR960010963B1 (it)
DE (1) DE4317926C2 (it)
IT (1) IT1271544B (it)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6130654A (ja) * 1984-07-21 1986-02-12 Kanto Tokushu Seikou Kk アルミニウム連続鋳造用ロ−ルシエル鋼
US5455517A (en) * 1992-06-09 1995-10-03 International Business Machines Corporation Data output impedance control
JPH06275100A (ja) * 1993-03-19 1994-09-30 Fujitsu Ltd 半導体記憶装置
JPH06334513A (ja) * 1993-05-13 1994-12-02 Intel Corp データ処理装置
JP2806210B2 (ja) * 1993-06-15 1998-09-30 富士通株式会社 マイクロプロセッサ
JP2820016B2 (ja) * 1993-12-28 1998-11-05 日本電気株式会社 電子回路
US5579326A (en) * 1994-01-31 1996-11-26 Sgs-Thomson Microelectronics, Inc. Method and apparatus for programming signal timing
US5572535A (en) * 1994-07-05 1996-11-05 Motorola Inc. Method and data processing system for verifying the correct operation of a tri-state multiplexer in a circuit design
CA2200843C (en) * 1994-09-23 2006-01-17 Miriam Coller A marking composition
JPH0973775A (ja) * 1995-09-01 1997-03-18 Mitsubishi Electric Corp 半導体記憶装置
JP3607439B2 (ja) * 1996-11-11 2005-01-05 株式会社日立製作所 半導体集積回路装置
KR100222970B1 (ko) * 1997-01-29 1999-10-01 윤종용 전자장치의 테스트모드 수행방법
US6418547B1 (en) * 1998-02-26 2002-07-09 Micron Technology, Inc. Internal guardband for semiconductor testing
KR20020031874A (ko) * 2000-10-24 2002-05-03 이철수 비밀잉크 조성물 및 그 발색 조성물
KR20020065961A (ko) * 2001-02-08 2002-08-14 이철수 위조 및 변조 불가 보안용지 및 그 발색도포구
US6675273B2 (en) 2001-05-31 2004-01-06 International Business Machines Corporation Memory circuitry with auxiliary word line to obtain predictable array output when an invalid address is requested
DE10143455B4 (de) * 2001-09-05 2005-12-15 Infineon Technologies Ag Verfahren und Vorrichtung zum Testen von zu testenden Schaltungseinheiten mit erhöhter Datenkompression für Burn-in
FR2854967B1 (fr) * 2003-05-13 2005-08-05 St Microelectronics Sa Procede et dispositif d'identification d'un mode de fonctionnement d'un dispositif controle, par exemple un mode test d'une memoire eeprom
KR100583152B1 (ko) * 2004-02-19 2006-05-23 주식회사 하이닉스반도체 데이터 억세스타임 측정모드를 갖는 반도체 메모리 소자
CN104932961B (zh) * 2015-05-28 2019-01-11 广东小天才科技有限公司 检测终端设备中数据线邦定断路的方法和装置

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4608669A (en) * 1984-05-18 1986-08-26 International Business Machines Corporation Self contained array timing
JPS61289449A (ja) * 1985-06-18 1986-12-19 Nec Corp 高速メモリ診断処理装置
US4630239A (en) * 1985-07-01 1986-12-16 Motorola, Inc. Chip select speed-up circuit for a memory
JPS62170094A (ja) * 1986-01-21 1987-07-27 Mitsubishi Electric Corp 半導体記憶回路
JPH03250348A (ja) * 1990-02-28 1991-11-08 Nec Corp メモリの診断方式

Also Published As

Publication number Publication date
US5361230A (en) 1994-11-01
KR960010963B1 (ko) 1996-08-14
ITMI931153A1 (it) 1994-12-01
KR940006148A (ko) 1994-03-23
JP3007475B2 (ja) 2000-02-07
IT1271544B (it) 1997-05-30
JPH05342114A (ja) 1993-12-24
DE4317926C2 (de) 1996-04-04
DE4317926A1 (de) 1993-12-09

Similar Documents

Publication Publication Date Title
ITMI931153A1 (it) Dispositivo di memoria con tempo di accesso ridotto delle celle di memoria in una modalita' di prova
DE69604486D1 (de) Modulare aufbewahrungs- und aufnahmeanordnung
DE69231356T2 (de) Nichtflüchtige Speicherzelle und Anordnungsarchitektur
DE59206244D1 (de) Magnetlagerzelle
DE69822800D1 (de) Ladungs- und vorladungsbitleitungsstruktur eines sram-speichers
ITMI931529A0 (it) Dispositivo di memoria a semicondutttore avente modalita' di prova e metodo di settaggio della modalita' di prova
DE69406859T2 (de) Geradlinig bewegte Lagervorrichtung
DE69409660T2 (de) Münzspeicher und -ausgabevorrichtung
DE68928843D1 (de) Magnetooptisches speichermedium
DE69531141D1 (de) Einseitige Zweitorspeicherzelle
DE68928712T2 (de) Magneto-optisches Speichermedium
DE69221374T2 (de) Stromspeicherzelle
DE69324124D1 (de) Regalbedienungsgerät
DE69408451D1 (de) Münzspeicher
ITMI930115A1 (it) Scaffalatore
DE69305712T2 (de) Antrieb in einem Regalbediengerät
IT9048191A0 (it) "dispositivo di memoria a semi-coduttori con cella a condesantore impilato e procedimento per la sua fabbricazione"
ITMI950886A0 (it) Una batteria per l'allevamento di polli con sezione di stoccaggio e di essicazione della pollina
DE9421376U1 (de) Regalbediengerät
KR960000409U (ko) 자동건조 및 정량치약공급 기능이 있는 치솔 보관함
DE29503496U1 (de) Auf- und entladbare Energiespeicher
KR910017325U (ko) 테스트 싸이클 라이트 풀 메모리 셀
DE29507900U1 (de) Präsentations- und Vorratshalterung
IT1275301B (it) Procedimento per la misurazione dell'umidita' in una linea di essiccazione
DE29502680U1 (de) Vorrats- und Zumeßgefäß

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19970725