ITMI931042A0 - Dispositivo di memoria a semiconduttore in grado di riparare bit difettosi - Google Patents

Dispositivo di memoria a semiconduttore in grado di riparare bit difettosi

Info

Publication number
ITMI931042A0
ITMI931042A0 IT93MI1042A ITMI931042A ITMI931042A0 IT MI931042 A0 ITMI931042 A0 IT MI931042A0 IT 93MI1042 A IT93MI1042 A IT 93MI1042A IT MI931042 A ITMI931042 A IT MI931042A IT MI931042 A0 ITMI931042 A0 IT MI931042A0
Authority
IT
Italy
Prior art keywords
memory device
semiconductor memory
device capable
defective bits
repair defective
Prior art date
Application number
IT93MI1042A
Other languages
English (en)
Inventor
Shigeru Mori
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of ITMI931042A0 publication Critical patent/ITMI931042A0/it
Publication of ITMI931042A1 publication Critical patent/ITMI931042A1/it
Application granted granted Critical
Publication of IT1264502B1 publication Critical patent/IT1264502B1/it

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/785—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes
    • G11C29/787—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes using a fuse hierarchy
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/80—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
    • G11C29/814—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout for optimized yield
IT93MI001042A 1992-06-02 1993-05-20 Dispositivo di memoria a semiconduttore in grado di riparare bit difettosi IT1264502B1 (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4141146A JPH05334898A (ja) 1992-06-02 1992-06-02 半導体記憶装置

Publications (3)

Publication Number Publication Date
ITMI931042A0 true ITMI931042A0 (it) 1993-05-20
ITMI931042A1 ITMI931042A1 (it) 1994-11-20
IT1264502B1 IT1264502B1 (it) 1996-09-24

Family

ID=15285230

Family Applications (1)

Application Number Title Priority Date Filing Date
IT93MI001042A IT1264502B1 (it) 1992-06-02 1993-05-20 Dispositivo di memoria a semiconduttore in grado di riparare bit difettosi

Country Status (5)

Country Link
US (1) US5299160A (it)
JP (1) JPH05334898A (it)
KR (1) KR960010962B1 (it)
DE (1) DE4316283C2 (it)
IT (1) IT1264502B1 (it)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2683924B1 (fr) * 1991-11-18 1997-01-03 Bull Sa Memoire integree, son procede de gestion et systeme informatique en resultant.
JPH07153296A (ja) * 1993-11-26 1995-06-16 Nec Corp 半導体記憶装置
JP3434398B2 (ja) * 1995-11-28 2003-08-04 三菱電機株式会社 半導体装置
KR0172426B1 (ko) * 1995-12-21 1999-03-30 김광호 반도체 메모리장치
DE69724318T2 (de) * 1996-04-02 2004-05-27 STMicroelectronics, Inc., Carrollton Prüfung und Reparatur einer eingebetteten Speicherschaltung
KR20000003649A (ko) * 1998-06-29 2000-01-25 김영환 스큐를 제거한 입/출력 구조를 가지는 메모리 소자
JP3871469B2 (ja) 1998-11-27 2007-01-24 松下電器産業株式会社 半導体メモリ装置および信号線切替回路
US6323045B1 (en) 1999-12-08 2001-11-27 International Business Machines Corporation Method and structure for top-to-bottom I/O nets repair in a thin film transfer and join process
US6417695B1 (en) * 2001-03-15 2002-07-09 Micron Technology, Inc. Antifuse reroute of dies
JP2003338193A (ja) * 2002-05-21 2003-11-28 Mitsubishi Electric Corp 半導体メモリモジュール
JP4480320B2 (ja) * 2002-05-22 2010-06-16 富士通マイクロエレクトロニクス株式会社 半導体装置
US7055069B2 (en) * 2002-08-23 2006-05-30 Infineon Technologies Ag Spare input/output buffer
DE10239857A1 (de) * 2002-08-29 2004-03-18 Infineon Technologies Ag Verfahren zum Ansteuern von einmalig betreibbaren Trennelementen
JP4012474B2 (ja) 2003-02-18 2007-11-21 富士通株式会社 シフト冗長回路、シフト冗長回路の制御方法及び半導体記憶装置
KR100695432B1 (ko) * 2005-09-28 2007-03-16 주식회사 하이닉스반도체 직렬 입/출력 인터페이스를 가진 멀티 포트 메모리 소자
US8429319B2 (en) 2005-09-28 2013-04-23 Hynix Semiconductor Inc. Multi-port memory device with serial input/output interface
DE102005046981B4 (de) * 2005-09-30 2010-04-15 Qimonda Ag Speicher und Verfahren zum Verbessern der Zuverlässigkeit eines Speichers mit einem benutzten Speicherbereich und einem unbenutzten Speicherbereich
KR100825002B1 (ko) 2007-01-10 2008-04-24 주식회사 하이닉스반도체 효과적으로 직렬로 입출력되는 데이터의 오류를 검사할 수있는 반도체 메모리 장치 및 그 구동방법

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2600018B2 (ja) * 1990-09-29 1997-04-16 三菱電機株式会社 半導体記憶装置

Also Published As

Publication number Publication date
ITMI931042A1 (it) 1994-11-20
JPH05334898A (ja) 1993-12-17
DE4316283C2 (de) 1996-05-23
US5299160A (en) 1994-03-29
IT1264502B1 (it) 1996-09-24
KR940006147A (ko) 1994-03-23
KR960010962B1 (ko) 1996-08-14
DE4316283A1 (de) 1993-12-09

Similar Documents

Publication Publication Date Title
ITMI931042A0 (it) Dispositivo di memoria a semiconduttore in grado di riparare bit difettosi
KR900012364A (ko) 더미비트선을 갖춘 반도체 메모리장치
IT1273529B (it) Procedimento e circuito per riparare difetto in dispositivo di memoria a semiconduttore
DE69430683T2 (de) Halbleiterspeicheranordnung
ITMI930783A0 (it) Metodo ed insieme di circuiti per il precondizionamento di righe cortocircuitate in una memoria a semiconduttori non volatile comprendente ridondanza di righe
DE69325152D1 (de) Nichtflüchtige Halbleiterspeicheranordnung
DE69427929D1 (de) Halbleiterspeicher mit eingebautem parallelen Bitprüfmodus
DE69417712T2 (de) Nichtflüchtige Halbleiter-Speichereinrichtung
DE4407210B4 (de) Halbleiterspeicherbauelementaufbau
DE69332728T2 (de) Datenausgangspuffer in Halbleiterspeicheranordnungen
DE69427443T2 (de) Halbleiterspeicheranordnung
DE69432846D1 (de) Halbleiterspeichereinrichtung
DE69433288D1 (de) Halbleiterspeicheranordnung
ITMI942324A0 (it) Circuito di prova di bit multipli di dispositivi di memoria a semiconduttore
ITMI930624A1 (it) Dispositivo di memoria a semiconduttori di tipo dinamico atto a operare in un modo ad auto-rinfresco
ITRM910644A0 (it) Dispositivo di memoria a semiconduttori in grado di eseguire operazioni di rinfresco non periodiche
DE69427835T2 (de) Nichtflüchtige Halbleiterspeicheranordnung
IT1176975B (it) Dispositivo di memoria dinamico a semiconduttori a linee di bit ripiegate
DE69406037T2 (de) Nicht-flüchtige Halbleiterspeicheranordnung
DE69321993T2 (de) Bitleitungsabtastung in Halbleiterspeicheranordnungen
DE69427107T2 (de) Halbleiterspeicheranordnung
DE69619793T2 (de) Halbleiterspeicheranordnung mit Haupt- und Nebenbitleitungsanordnung
IT1274305B (it) Dispositivo a semiconduttore di memoria
DE69423996T2 (de) Halbleiterspeicheranordnung
DE69519015T2 (de) Mehrzustand-Halbleiterspeicheranordnung

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19970530