IT1252525B - Dispositivo di interconnessione avente protuberanze di contatto complanari e procedimento per la fabbricazione di esso. - Google Patents
Dispositivo di interconnessione avente protuberanze di contatto complanari e procedimento per la fabbricazione di esso.Info
- Publication number
- IT1252525B IT1252525B ITMI912784A ITMI912784A IT1252525B IT 1252525 B IT1252525 B IT 1252525B IT MI912784 A ITMI912784 A IT MI912784A IT MI912784 A ITMI912784 A IT MI912784A IT 1252525 B IT1252525 B IT 1252525B
- Authority
- IT
- Italy
- Prior art keywords
- procedure
- manufacture
- interconnection device
- coplanar
- coplanar contact
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01K—ELECTRIC INCANDESCENT LAMPS
- H01K3/00—Apparatus or processes adapted to the manufacture, installing, removal, or maintenance of incandescent lamps or parts thereof
- H01K3/08—Manufacture of mounts or stems
- H01K3/10—Machines therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
- H01R12/00—Structural associations of a plurality of mutually-insulated electrical connecting elements, specially adapted for printed circuits, e.g. printed circuit boards [PCB], flat or ribbon cables, or like generally planar structures, e.g. terminal strips, terminal blocks; Coupling devices specially adapted for printed circuits, flat or ribbon cables, or like generally planar structures; Terminals specially adapted for contact with, or insertion into, printed circuits, flat or ribbon cables, or like generally planar structures
- H01R12/50—Fixed connections
- H01R12/51—Fixed connections for rigid printed circuits or like structures
- H01R12/52—Fixed connections for rigid printed circuits or like structures connecting to other rigid printed circuits or like structures
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4007—Surface contacts, e.g. bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
- H01R12/00—Structural associations of a plurality of mutually-insulated electrical connecting elements, specially adapted for printed circuits, e.g. printed circuit boards [PCB], flat or ribbon cables, or like generally planar structures, e.g. terminal strips, terminal blocks; Coupling devices specially adapted for printed circuits, flat or ribbon cables, or like generally planar structures; Terminals specially adapted for contact with, or insertion into, printed circuits, flat or ribbon cables, or like generally planar structures
- H01R12/50—Fixed connections
- H01R12/51—Fixed connections for rigid printed circuits or like structures
- H01R12/55—Fixed connections for rigid printed circuits or like structures characterised by the terminals
- H01R12/57—Fixed connections for rigid printed circuits or like structures characterised by the terminals surface mounting terminals
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0364—Conductor shape
- H05K2201/0367—Metallic bump or raised conductor not used as solder bump
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/01—Tools for processing; Objects used during processing
- H05K2203/0104—Tools for processing; Objects used during processing for patterning or coating
- H05K2203/0113—Female die used for patterning or transferring, e.g. temporary substrate having recessed pattern
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/0338—Transferring metal or conductive material other than a circuit pattern, e.g. bump, solder, printed component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/0376—Etching temporary metallic carrier substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/0384—Etch stop layer, i.e. a buried barrier layer for preventing etching of layers under the etch stop layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
- H05K2203/0703—Plating
- H05K2203/0726—Electroforming, i.e. electroplating on a metallic carrier thereby forming a self-supporting structure
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/20—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern
- H05K3/205—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern using a pattern electroplated or electroformed on a metallic carrier
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
- H05K3/386—Improvement of the adhesion between the insulating substrate and the metal by the use of an organic polymeric bonding layer, e.g. adhesive
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49204—Contact or terminal manufacturing
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49204—Contact or terminal manufacturing
- Y10T29/49208—Contact or terminal manufacturing by assembling plural parts
- Y10T29/4921—Contact or terminal manufacturing by assembling plural parts with bonding
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49204—Contact or terminal manufacturing
- Y10T29/49208—Contact or terminal manufacturing by assembling plural parts
- Y10T29/49222—Contact or terminal manufacturing by assembling plural parts forming array of contacts or terminals
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Drying Of Semiconductors (AREA)
Abstract
Sono illustrati un dispositivo di interconnessione o circuitale avente protuberanze di contatto complanari ed il procedimento per la fabbricazione di esso. Le protuberanze di contatto complanari sono formate contro una superficie di riferimento piana per cui le protuberanze complanari presentano mesa complanari.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/601,904 US5072520A (en) | 1990-10-23 | 1990-10-23 | Method of manufacturing an interconnect device having coplanar contact bumps |
Publications (3)
Publication Number | Publication Date |
---|---|
ITMI912784A0 ITMI912784A0 (it) | 1991-10-21 |
ITMI912784A1 ITMI912784A1 (it) | 1993-04-21 |
IT1252525B true IT1252525B (it) | 1995-06-19 |
Family
ID=24409221
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ITMI912784A IT1252525B (it) | 1990-10-23 | 1991-10-21 | Dispositivo di interconnessione avente protuberanze di contatto complanari e procedimento per la fabbricazione di esso. |
Country Status (6)
Country | Link |
---|---|
US (1) | US5072520A (it) |
JP (1) | JPH04313247A (it) |
DE (1) | DE4134617A1 (it) |
FR (1) | FR2668310A1 (it) |
GB (1) | GB2250381A (it) |
IT (1) | IT1252525B (it) |
Families Citing this family (145)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5917707A (en) | 1993-11-16 | 1999-06-29 | Formfactor, Inc. | Flexible contact structure with an electrically conductive shell |
KR950702746A (ko) * | 1992-07-30 | 1995-07-29 | 워렌 리차드 보비 | 전극의 정합 어레이를 상호접속시키기 위한 범프의 평면화 방법(planarizing bumps for interconnecting matching arrays of electrodes) |
US5242534A (en) * | 1992-09-18 | 1993-09-07 | Radiant Technologies | Platinum lift-off process |
US5296651A (en) * | 1993-02-09 | 1994-03-22 | Hewlett-Packard Company | Flexible circuit with ground plane |
US7084656B1 (en) | 1993-11-16 | 2006-08-01 | Formfactor, Inc. | Probe for semiconductor devices |
US20020053734A1 (en) | 1993-11-16 | 2002-05-09 | Formfactor, Inc. | Probe card assembly and kit, and methods of making same |
US7200930B2 (en) | 1994-11-15 | 2007-04-10 | Formfactor, Inc. | Probe for semiconductor devices |
US6246247B1 (en) | 1994-11-15 | 2001-06-12 | Formfactor, Inc. | Probe card assembly and kit, and methods of using same |
US6624648B2 (en) | 1993-11-16 | 2003-09-23 | Formfactor, Inc. | Probe card assembly |
US5482897A (en) * | 1994-07-19 | 1996-01-09 | Lsi Logic Corporation | Integrated circuit with on-chip ground plane |
JP3348528B2 (ja) * | 1994-07-20 | 2002-11-20 | 富士通株式会社 | 半導体装置の製造方法と半導体装置及び電子回路装置の製造方法と電子回路装置 |
US6870272B2 (en) * | 1994-09-20 | 2005-03-22 | Tessera, Inc. | Methods of making microelectronic assemblies including compliant interfaces |
US6826827B1 (en) | 1994-12-29 | 2004-12-07 | Tessera, Inc. | Forming conductive posts by selective removal of conductive material |
US5971253A (en) * | 1995-07-31 | 1999-10-26 | Tessera, Inc. | Microelectronic component mounting with deformable shell terminals |
US6211572B1 (en) | 1995-10-31 | 2001-04-03 | Tessera, Inc. | Semiconductor chip package with fan-in leads |
US6284563B1 (en) * | 1995-10-31 | 2001-09-04 | Tessera, Inc. | Method of making compliant microelectronic assemblies |
US6483328B1 (en) * | 1995-11-09 | 2002-11-19 | Formfactor, Inc. | Probe card for probing wafers with raised contact elements |
US6007349A (en) * | 1996-01-04 | 1999-12-28 | Tessera, Inc. | Flexible contact post and post socket and associated methods therefor |
US5747358A (en) * | 1996-05-29 | 1998-05-05 | W. L. Gore & Associates, Inc. | Method of forming raised metallic contacts on electrical circuits |
EP0857403B1 (en) * | 1996-05-29 | 2005-07-27 | W.L. Gore & Associates, Inc. | Method of forming raised metallic contacts on electrical circuits for permanent bonding |
US6635514B1 (en) * | 1996-12-12 | 2003-10-21 | Tessera, Inc. | Compliant package with conductive elastomeric posts |
JP3080047B2 (ja) * | 1997-11-07 | 2000-08-21 | 日本電気株式会社 | バンプ構造体及びバンプ構造体形成方法 |
US6078103A (en) * | 1998-10-29 | 2000-06-20 | Mcdonnell Douglas Corporation | Dimpled contacts for metal-to-semiconductor connections, and methods for fabricating same |
WO2000079589A1 (de) * | 1999-06-17 | 2000-12-28 | Infineon Technologies Ag | Elektronisches bauelement mit flexiblen kontaktierungsstellen und verfahren zum herstellen eines derartigen bauelements |
DE10016132A1 (de) * | 2000-03-31 | 2001-10-18 | Infineon Technologies Ag | Elektronisches Bauelement mit flexiblen Kontaktierungsstellen und Verfahren zu dessen Herstellung |
DE10116069C2 (de) * | 2001-04-02 | 2003-02-20 | Infineon Technologies Ag | Elektronisches Bauteil mit einem Halbleiterchip und Verfahren zu seiner Herstellung |
US6930256B1 (en) | 2002-05-01 | 2005-08-16 | Amkor Technology, Inc. | Integrated circuit substrate having laser-embedded conductive patterns and method therefor |
US6856007B2 (en) | 2001-08-28 | 2005-02-15 | Tessera, Inc. | High-frequency chip packages |
US7633765B1 (en) | 2004-03-23 | 2009-12-15 | Amkor Technology, Inc. | Semiconductor package including a top-surface metal layer for implementing circuit features |
US9691635B1 (en) | 2002-05-01 | 2017-06-27 | Amkor Technology, Inc. | Buildup dielectric layer having metallization pattern semiconductor package fabrication method |
US7548430B1 (en) | 2002-05-01 | 2009-06-16 | Amkor Technology, Inc. | Buildup dielectric and metallization process and semiconductor package |
WO2004014114A1 (ja) * | 2002-07-31 | 2004-02-12 | Sony Corporation | 素子内蔵基板の製造方法および素子内蔵基板、ならびに、プリント配線板の製造方法およびプリント配線板 |
JP3990962B2 (ja) * | 2002-09-17 | 2007-10-17 | 新光電気工業株式会社 | 配線基板の製造方法 |
US6972480B2 (en) | 2003-06-16 | 2005-12-06 | Shellcase Ltd. | Methods and apparatus for packaging integrated circuit devices |
KR101078621B1 (ko) | 2003-07-03 | 2011-11-01 | 테쎄라 테크놀로지스 아일랜드 리미티드 | 집적회로 디바이스를 패키징하기 위한 방법 및 장치 |
US20050095835A1 (en) | 2003-09-26 | 2005-05-05 | Tessera, Inc. | Structure and method of making capped chips having vertical interconnects |
US20050116344A1 (en) * | 2003-10-29 | 2005-06-02 | Tessera, Inc. | Microelectronic element having trace formed after bond layer |
US11081370B2 (en) | 2004-03-23 | 2021-08-03 | Amkor Technology Singapore Holding Pte. Ltd. | Methods of manufacturing an encapsulated semiconductor device |
US10811277B2 (en) | 2004-03-23 | 2020-10-20 | Amkor Technology, Inc. | Encapsulated semiconductor package |
US7453157B2 (en) | 2004-06-25 | 2008-11-18 | Tessera, Inc. | Microelectronic packages and methods therefor |
US7475964B2 (en) * | 2004-08-06 | 2009-01-13 | Hewlett-Packard Development Company, L.P. | Electrical contact encapsulation |
US20060183270A1 (en) * | 2005-02-14 | 2006-08-17 | Tessera, Inc. | Tools and methods for forming conductive bumps on microelectronic elements |
US7999379B2 (en) * | 2005-02-25 | 2011-08-16 | Tessera, Inc. | Microelectronic assemblies having compliancy |
US8143095B2 (en) | 2005-03-22 | 2012-03-27 | Tessera, Inc. | Sequential fabrication of vertical conductive interconnects in capped chips |
US7485956B2 (en) * | 2005-08-16 | 2009-02-03 | Tessera, Inc. | Microelectronic package optionally having differing cover and device thermal expansivities |
US20070138644A1 (en) * | 2005-12-15 | 2007-06-21 | Tessera, Inc. | Structure and method of making capped chip having discrete article assembled into vertical interconnect |
US7936062B2 (en) | 2006-01-23 | 2011-05-03 | Tessera Technologies Ireland Limited | Wafer level chip packaging |
US7550857B1 (en) | 2006-11-16 | 2009-06-23 | Amkor Technology, Inc. | Stacked redistribution layer (RDL) die assembly package |
US20080131996A1 (en) * | 2006-12-05 | 2008-06-05 | Gene Wu | Reverse build-up process for fine bump pitch approach |
US7678997B2 (en) * | 2006-12-19 | 2010-03-16 | The Boeing Company | Large area circuitry using appliqués |
US7749886B2 (en) * | 2006-12-20 | 2010-07-06 | Tessera, Inc. | Microelectronic assemblies having compliancy and methods therefor |
US20080150101A1 (en) * | 2006-12-20 | 2008-06-26 | Tessera, Inc. | Microelectronic packages having improved input/output connections and methods therefor |
US7858521B2 (en) * | 2006-12-21 | 2010-12-28 | Palo Alto Research Center Incorporated | Fabrication for electroplating thick metal pads |
US8604605B2 (en) | 2007-01-05 | 2013-12-10 | Invensas Corp. | Microelectronic assembly with multi-layer support structure |
KR100992181B1 (ko) * | 2007-12-26 | 2010-11-04 | 삼성전기주식회사 | 패키지용 기판 및 그 제조방법 |
WO2009084300A1 (ja) * | 2007-12-28 | 2009-07-09 | Ibiden Co., Ltd. | インターポーザー及びインターポーザーの製造方法 |
US7960827B1 (en) | 2009-04-09 | 2011-06-14 | Amkor Technology, Inc. | Thermal via heat spreader package and method |
WO2014011232A1 (en) | 2012-07-12 | 2014-01-16 | Hsio Technologies, Llc | Semiconductor socket with direct selective metalization |
US8955215B2 (en) | 2009-05-28 | 2015-02-17 | Hsio Technologies, Llc | High performance surface mount electrical interconnect |
WO2011139619A1 (en) | 2010-04-26 | 2011-11-10 | Hsio Technologies, Llc | Semiconductor device package adapter |
US9276336B2 (en) | 2009-05-28 | 2016-03-01 | Hsio Technologies, Llc | Metalized pad to electrical contact interface |
US8623753B1 (en) | 2009-05-28 | 2014-01-07 | Amkor Technology, Inc. | Stackable protruding via package and method |
WO2010141311A1 (en) | 2009-06-02 | 2010-12-09 | Hsio Technologies, Llc | Compliant printed circuit area array semiconductor device package |
US9232654B2 (en) | 2009-06-02 | 2016-01-05 | Hsio Technologies, Llc | High performance electrical circuit structure |
WO2010141318A1 (en) * | 2009-06-02 | 2010-12-09 | Hsio Technologies, Llc | Compliant printed circuit peripheral lead semiconductor test socket |
WO2010141297A1 (en) | 2009-06-02 | 2010-12-09 | Hsio Technologies, Llc | Compliant printed circuit wafer level semiconductor package |
WO2010147934A1 (en) | 2009-06-16 | 2010-12-23 | Hsio Technologies, Llc | Semiconductor die terminal |
US9613841B2 (en) | 2009-06-02 | 2017-04-04 | Hsio Technologies, Llc | Area array semiconductor device package interconnect structure with optional package-to-package or flexible circuit to package connection |
WO2010141303A1 (en) | 2009-06-02 | 2010-12-09 | Hsio Technologies, Llc | Resilient conductive electrical interconnect |
US9276339B2 (en) | 2009-06-02 | 2016-03-01 | Hsio Technologies, Llc | Electrical interconnect IC device socket |
US8618649B2 (en) | 2009-06-02 | 2013-12-31 | Hsio Technologies, Llc | Compliant printed circuit semiconductor package |
WO2014011226A1 (en) | 2012-07-10 | 2014-01-16 | Hsio Technologies, Llc | Hybrid printed circuit assembly with low density main core and embedded high density circuit regions |
US8912812B2 (en) | 2009-06-02 | 2014-12-16 | Hsio Technologies, Llc | Compliant printed circuit wafer probe diagnostic tool |
US9320133B2 (en) | 2009-06-02 | 2016-04-19 | Hsio Technologies, Llc | Electrical interconnect IC device socket |
WO2010141313A1 (en) | 2009-06-02 | 2010-12-09 | Hsio Technologies, Llc | Compliant printed circuit socket diagnostic tool |
US9277654B2 (en) | 2009-06-02 | 2016-03-01 | Hsio Technologies, Llc | Composite polymer-metal electrical contacts |
US8988093B2 (en) | 2009-06-02 | 2015-03-24 | Hsio Technologies, Llc | Bumped semiconductor wafer or die level electrical interconnect |
US9414500B2 (en) | 2009-06-02 | 2016-08-09 | Hsio Technologies, Llc | Compliant printed flexible circuit |
US9930775B2 (en) | 2009-06-02 | 2018-03-27 | Hsio Technologies, Llc | Copper pillar full metal via electrical circuit structure |
WO2012074963A1 (en) | 2010-12-01 | 2012-06-07 | Hsio Technologies, Llc | High performance surface mount electrical interconnect |
US9184527B2 (en) | 2009-06-02 | 2015-11-10 | Hsio Technologies, Llc | Electrical connector insulator housing |
US9318862B2 (en) | 2009-06-02 | 2016-04-19 | Hsio Technologies, Llc | Method of making an electronic interconnect |
US8955216B2 (en) | 2009-06-02 | 2015-02-17 | Hsio Technologies, Llc | Method of making a compliant printed circuit peripheral lead semiconductor package |
US8987886B2 (en) | 2009-06-02 | 2015-03-24 | Hsio Technologies, Llc | Copper pillar full metal via electrical circuit structure |
US8803539B2 (en) | 2009-06-03 | 2014-08-12 | Hsio Technologies, Llc | Compliant wafer level probe assembly |
US8222538B1 (en) | 2009-06-12 | 2012-07-17 | Amkor Technology, Inc. | Stackable via package and method |
WO2010147782A1 (en) | 2009-06-16 | 2010-12-23 | Hsio Technologies, Llc | Simulated wirebond semiconductor package |
US9320144B2 (en) | 2009-06-17 | 2016-04-19 | Hsio Technologies, Llc | Method of forming a semiconductor socket |
US8981809B2 (en) | 2009-06-29 | 2015-03-17 | Hsio Technologies, Llc | Compliant printed circuit semiconductor tester interface |
US8984748B2 (en) | 2009-06-29 | 2015-03-24 | Hsio Technologies, Llc | Singulated semiconductor device separable electrical interconnect |
US8471154B1 (en) | 2009-08-06 | 2013-06-25 | Amkor Technology, Inc. | Stackable variable height via package and method |
US8796561B1 (en) | 2009-10-05 | 2014-08-05 | Amkor Technology, Inc. | Fan out build up substrate stackable package and method |
US8937381B1 (en) | 2009-12-03 | 2015-01-20 | Amkor Technology, Inc. | Thin stackable package and method |
US9691734B1 (en) | 2009-12-07 | 2017-06-27 | Amkor Technology, Inc. | Method of forming a plurality of electronic component packages |
US8536462B1 (en) | 2010-01-22 | 2013-09-17 | Amkor Technology, Inc. | Flex circuit package and method |
US8300423B1 (en) | 2010-05-25 | 2012-10-30 | Amkor Technology, Inc. | Stackable treated via package and method |
US8294276B1 (en) | 2010-05-27 | 2012-10-23 | Amkor Technology, Inc. | Semiconductor device and fabricating method thereof |
US9350093B2 (en) | 2010-06-03 | 2016-05-24 | Hsio Technologies, Llc | Selective metalization of electrical connector or socket housing |
US9689897B2 (en) | 2010-06-03 | 2017-06-27 | Hsio Technologies, Llc | Performance enhanced semiconductor socket |
US10159154B2 (en) | 2010-06-03 | 2018-12-18 | Hsio Technologies, Llc | Fusion bonded liquid crystal polymer circuit structure |
US8338229B1 (en) | 2010-07-30 | 2012-12-25 | Amkor Technology, Inc. | Stackable plasma cleaned via package and method |
US8717775B1 (en) | 2010-08-02 | 2014-05-06 | Amkor Technology, Inc. | Fingerprint sensor package and method |
US8337657B1 (en) | 2010-10-27 | 2012-12-25 | Amkor Technology, Inc. | Mechanical tape separation package and method |
US8482134B1 (en) | 2010-11-01 | 2013-07-09 | Amkor Technology, Inc. | Stackable package and method |
US9748154B1 (en) | 2010-11-04 | 2017-08-29 | Amkor Technology, Inc. | Wafer level fan out semiconductor device and manufacturing method thereof |
US8525318B1 (en) | 2010-11-10 | 2013-09-03 | Amkor Technology, Inc. | Semiconductor device and fabricating method thereof |
US8557629B1 (en) | 2010-12-03 | 2013-10-15 | Amkor Technology, Inc. | Semiconductor device having overlapped via apertures |
US8535961B1 (en) | 2010-12-09 | 2013-09-17 | Amkor Technology, Inc. | Light emitting diode (LED) package and method |
US9137903B2 (en) | 2010-12-21 | 2015-09-15 | Tessera, Inc. | Semiconductor chip assembly and method for making same |
US9721872B1 (en) | 2011-02-18 | 2017-08-01 | Amkor Technology, Inc. | Methods and structures for increasing the allowable die size in TMV packages |
US9013011B1 (en) | 2011-03-11 | 2015-04-21 | Amkor Technology, Inc. | Stacked and staggered die MEMS package and method |
KR101140113B1 (ko) | 2011-04-26 | 2012-04-30 | 앰코 테크놀로지 코리아 주식회사 | 반도체 디바이스 |
US8735273B2 (en) * | 2011-07-08 | 2014-05-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Forming wafer-level chip scale package structures with reduced number of seed layers |
US8653674B1 (en) | 2011-09-15 | 2014-02-18 | Amkor Technology, Inc. | Electronic component package fabrication method and structure |
US8633598B1 (en) | 2011-09-20 | 2014-01-21 | Amkor Technology, Inc. | Underfill contacting stacking balls package fabrication method and structure |
US9029962B1 (en) | 2011-10-12 | 2015-05-12 | Amkor Technology, Inc. | Molded cavity substrate MEMS package fabrication method and structure |
EP2796018A4 (en) * | 2011-12-21 | 2015-08-12 | Satinderpall S Pannu | METHOD FOR PRODUCING ELECTRICAL FEEDING BY EXTRUDED METAL DELIVERIES |
TWI557855B (zh) * | 2011-12-30 | 2016-11-11 | 旭德科技股份有限公司 | 封裝載板及其製作方法 |
US9368398B2 (en) | 2012-01-12 | 2016-06-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure and method of fabricating same |
US9263839B2 (en) | 2012-12-28 | 2016-02-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | System and method for an improved fine pitch joint |
US9437564B2 (en) | 2013-07-09 | 2016-09-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure and method of fabricating same |
US9607921B2 (en) | 2012-01-12 | 2017-03-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package on package interconnect structure |
US9257333B2 (en) | 2013-03-11 | 2016-02-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structures and methods of forming same |
US9401308B2 (en) | 2013-03-12 | 2016-07-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging devices, methods of manufacture thereof, and packaging methods |
US9589862B2 (en) | 2013-03-11 | 2017-03-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structures and methods of forming same |
US10015888B2 (en) | 2013-02-15 | 2018-07-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect joint protective layer apparatus and method |
US9761520B2 (en) | 2012-07-10 | 2017-09-12 | Hsio Technologies, Llc | Method of making an electrical connector having electrodeposited terminals |
US9082776B2 (en) | 2012-08-24 | 2015-07-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor package having protective layer with curved surface and method of manufacturing same |
US9799592B2 (en) | 2013-11-19 | 2017-10-24 | Amkor Technology, Inc. | Semicondutor device with through-silicon via-less deep wells |
KR101366461B1 (ko) | 2012-11-20 | 2014-02-26 | 앰코 테크놀로지 코리아 주식회사 | 반도체 디바이스 및 그 제조 방법 |
US9087777B2 (en) | 2013-03-14 | 2015-07-21 | United Test And Assembly Center Ltd. | Semiconductor packages and methods of packaging semiconductor devices |
US9165878B2 (en) | 2013-03-14 | 2015-10-20 | United Test And Assembly Center Ltd. | Semiconductor packages and methods of packaging semiconductor devices |
KR101488590B1 (ko) | 2013-03-29 | 2015-01-30 | 앰코 테크놀로지 코리아 주식회사 | 반도체 디바이스 및 그 제조 방법 |
US10506722B2 (en) | 2013-07-11 | 2019-12-10 | Hsio Technologies, Llc | Fusion bonded liquid crystal polymer electrical circuit structure |
US10667410B2 (en) | 2013-07-11 | 2020-05-26 | Hsio Technologies, Llc | Method of making a fusion bonded circuit structure |
KR101607981B1 (ko) | 2013-11-04 | 2016-03-31 | 앰코 테크놀로지 코리아 주식회사 | 반도체 패키지용 인터포저 및 이의 제조 방법, 제조된 인터포저를 이용한 반도체 패키지 |
TWI616120B (zh) * | 2014-06-09 | 2018-02-21 | 結合載板的可撓性電路板結構及其製造方法 | |
US9559447B2 (en) | 2015-03-18 | 2017-01-31 | Hsio Technologies, Llc | Mechanical contact retention within an electrical connector |
US9892962B2 (en) | 2015-11-30 | 2018-02-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer level chip scale package interconnects and methods of manufacture thereof |
US9960328B2 (en) | 2016-09-06 | 2018-05-01 | Amkor Technology, Inc. | Semiconductor device and manufacturing method thereof |
US10575408B2 (en) | 2017-03-10 | 2020-02-25 | University Of Masschusetts | Electrical connectors, circuit boards, and fabrication techniques |
WO2021102686A1 (zh) * | 2019-11-26 | 2021-06-03 | 鹏鼎控股(深圳)股份有限公司 | 均温板及其制造方法 |
CN116325377B (zh) | 2020-10-02 | 2024-07-02 | 塞林克公司 | 用于连接柔性互连电路的方法和系统 |
CN116326219B (zh) * | 2020-10-02 | 2024-03-26 | 塞林克公司 | 与柔性互连电路形成连接 |
US11770906B2 (en) | 2021-08-27 | 2023-09-26 | Schlumberger Technology Corporation | 3D-printed ceramics with conductor infusion for ultra-high-speed electronics |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4159222A (en) * | 1977-01-11 | 1979-06-26 | Pactel Corporation | Method of manufacturing high density fine line printed circuitry |
US4306925A (en) * | 1977-01-11 | 1981-12-22 | Pactel Corporation | Method of manufacturing high density printed circuit |
US4236777A (en) * | 1979-07-27 | 1980-12-02 | Amp Incorporated | Integrated circuit package and manufacturing method |
EP0039160A3 (en) * | 1980-04-29 | 1982-08-25 | Minnesota Mining And Manufacturing Company | Methods for bonding conductive bumps to electronic circuitry |
DE3322382A1 (de) * | 1983-06-22 | 1985-01-10 | Preh, Elektrofeinmechanische Werke Jakob Preh Nachf. Gmbh & Co, 8740 Bad Neustadt | Verfahren zur herstellung von gedruckten schaltungen |
US4566186A (en) * | 1984-06-29 | 1986-01-28 | Tektronix, Inc. | Multilayer interconnect circuitry using photoimageable dielectric |
-
1990
- 1990-10-23 US US07/601,904 patent/US5072520A/en not_active Expired - Fee Related
-
1991
- 1991-10-18 FR FR9112878A patent/FR2668310A1/fr active Pending
- 1991-10-19 DE DE4134617A patent/DE4134617A1/de not_active Withdrawn
- 1991-10-21 IT ITMI912784A patent/IT1252525B/it active IP Right Grant
- 1991-10-22 GB GB9122403A patent/GB2250381A/en not_active Withdrawn
- 1991-10-23 JP JP3275795A patent/JPH04313247A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
ITMI912784A1 (it) | 1993-04-21 |
GB2250381A (en) | 1992-06-03 |
ITMI912784A0 (it) | 1991-10-21 |
JPH04313247A (ja) | 1992-11-05 |
DE4134617A1 (de) | 1992-04-30 |
FR2668310A1 (fr) | 1992-04-24 |
GB9122403D0 (en) | 1991-12-04 |
US5072520A (en) | 1991-12-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
IT1252525B (it) | Dispositivo di interconnessione avente protuberanze di contatto complanari e procedimento per la fabbricazione di esso. | |
TW358992B (en) | Semiconductor device and method of fabricating the same | |
IT8319963A0 (it) | Dispositivo a semiconduttore aforma di scheda piana con contatti elettrici su ambedue le facce eprocedimento per la sua fabbricazione. | |
FR2480501B1 (it) | ||
DE3888435D1 (de) | Halbleiterlaser mit Oberflächenausstrahlung. | |
DE68923894D1 (de) | Halbleitersubstrat mit dielektrischer Isolierung. | |
EP1191600A3 (en) | Insulated gate semiconductor device | |
EP0802419A3 (en) | Probe card and method of forming the same | |
EP1109226A3 (en) | Semiconductor device and its manufacturing method capable of reducing low frequency noise | |
MY129570A (en) | Semiconductor integrated circuit device and a method of manufacturing the same | |
IT8423138A0 (it) | Dispositivo a circuito integrato a semiconduttori e procedimento di fabbricazione di esso. | |
ATE64244T1 (de) | Halbleiterbauelemente. | |
EP0122459A3 (en) | Semiconductor device comprising a diode and a capacitor | |
WO2003046999A1 (fr) | Dispositif a semi-conducteurs et procede de fabrication | |
DE69007461D1 (de) | Oberflächenemittierender Halbleiterlaser mit lateralem Elektrodenkontakt. | |
DE59101612D1 (de) | Elektrisch isoliertes Wälzlager. | |
DE69029935D1 (de) | Halbleiterlaser mit Grabenprofil in Form einer inversen Mesa | |
DE3578533D1 (de) | Halbleiterbauelement mit von source- und/oder drain-gebieten umgebenen anschlussflaechen. | |
EP0779667A3 (en) | End face light-emitting-type LED, end face light-emitting-type LED array and methods of manufacturing them | |
ES2103778T3 (es) | Metodo para la fabricacion de un dispositivo de memoria semiconductor, que tiene un condensador. | |
TW337025B (en) | Semiconductor device and its manufacturing method | |
SE9900446L (sv) | Halvledaranordning med djupa substratkontakter | |
IT8719630A0 (it) | Procedimento di fabbricazione di un dispositivo modulare di potenza a semiconduttore e dispositivo con esso ottenuto. | |
SE7612070L (sv) | Schotty-barrier-halvledare | |
JPS544079A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
0001 | Granted |