IL126204A - Installation and method for creating a programmable delay - Google Patents

Installation and method for creating a programmable delay

Info

Publication number
IL126204A
IL126204A IL12620497A IL12620497A IL126204A IL 126204 A IL126204 A IL 126204A IL 12620497 A IL12620497 A IL 12620497A IL 12620497 A IL12620497 A IL 12620497A IL 126204 A IL126204 A IL 126204A
Authority
IL
Israel
Prior art keywords
delay
input
delay cell
output
multiplexor
Prior art date
Application number
IL12620497A
Other languages
English (en)
Hebrew (he)
Other versions
IL126204A0 (en
Original Assignee
Teradyne Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Teradyne Inc filed Critical Teradyne Inc
Publication of IL126204A0 publication Critical patent/IL126204A0/xx
Publication of IL126204A publication Critical patent/IL126204A/en

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
    • G01R31/31908—Tester set-up, e.g. configuring the tester to the device under test [DUT], down loading test patterns
    • G01R31/3191—Calibration
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/131—Digitally controlled

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Pulse Circuits (AREA)
  • Networks Using Active Elements (AREA)
IL12620497A 1996-04-03 1997-03-28 Installation and method for creating a programmable delay IL126204A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/627,858 US5727021A (en) 1996-04-03 1996-04-03 Apparatus and method for providing a programmable delay with low fixed delay
PCT/US1997/005202 WO1997037235A1 (en) 1996-04-03 1997-03-28 Apparatus and method for providing a programmable delay

Publications (2)

Publication Number Publication Date
IL126204A0 IL126204A0 (en) 1999-05-09
IL126204A true IL126204A (en) 2001-08-08

Family

ID=24516444

Family Applications (1)

Application Number Title Priority Date Filing Date
IL12620497A IL126204A (en) 1996-04-03 1997-03-28 Installation and method for creating a programmable delay

Country Status (9)

Country Link
US (1) US5727021A (ko)
EP (1) EP0891559B1 (ko)
JP (1) JP3836884B2 (ko)
KR (1) KR100319194B1 (ko)
AT (1) ATE218712T1 (ko)
DE (1) DE69713084T2 (ko)
ES (1) ES2176728T3 (ko)
IL (1) IL126204A (ko)
WO (1) WO1997037235A1 (ko)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5744995A (en) * 1996-04-17 1998-04-28 Xilinx, Inc. Six-input multiplexer wtih two gate levels and three memory cells
US6122719A (en) * 1997-10-31 2000-09-19 Silicon Spice Method and apparatus for retiming in a network of multiple context processing elements
US6150863A (en) * 1998-04-01 2000-11-21 Xilinx, Inc. User-controlled delay circuit for a programmable logic device
JP3616247B2 (ja) * 1998-04-03 2005-02-02 株式会社アドバンテスト Ｉｃ試験装置におけるスキュー調整方法及びこれに用いる疑似デバイス
US6107818A (en) * 1998-04-15 2000-08-22 Teradyne, Inc. High speed, real-time, state interconnect for automatic test equipment
US6636993B1 (en) * 1999-02-12 2003-10-21 Fujitsu Limited System and method for automatic deskew across a high speed, parallel interconnection
US6466626B1 (en) 1999-02-23 2002-10-15 International Business Machines Corporation Driver with in-situ variable compensation for cable attenuation
KR100301060B1 (ko) * 1999-07-22 2001-11-01 윤종용 웨이퍼 프로빙 장비 및 이를 이용한 웨이퍼 검사용 니들 교정방법
US6795931B1 (en) * 1999-09-30 2004-09-21 Micron Technology, Inc. Method and apparatus for an adjustable delay circuit having arranged serially coarse stages received by a fine delay stage
JP3984412B2 (ja) * 2000-05-26 2007-10-03 富士通株式会社 可変遅延回路および可変遅延回路を有する半導体集積回路
US6518812B1 (en) * 2000-07-20 2003-02-11 Silicon Graphics, Inc. Discrete delay line system and method
US20030048122A1 (en) * 2001-09-10 2003-03-13 Tauseef Kazi Universal programmable delay cell
US7036037B1 (en) * 2002-08-13 2006-04-25 Cypress Semiconductor Corp. Multi-bit deskewing of bus signals using a training pattern
US7606341B2 (en) * 2003-06-26 2009-10-20 International Business Machines Corporation Circuit for bit alignment in high speed multichannel data transmission
EP1492290A3 (en) * 2003-06-26 2005-02-09 International Business Machines Corporation Bit alignment in multichannel data transmission
US20050046458A1 (en) * 2003-08-28 2005-03-03 Schroeder Charles G. Digital delay elements constructed in a programmable logic device
US7453302B2 (en) * 2003-12-23 2008-11-18 Infineon Technologies Ag Temperature compensated delay signals
DE102005020903B3 (de) * 2005-05-07 2006-11-09 Infineon Technologies Ag Steuerbare Verzögerungseinrichtung
US7457978B2 (en) * 2005-05-09 2008-11-25 Micron Technology, Inc. Adjustable byte lane offset for memory module to reduce skew
US20070096787A1 (en) * 2005-11-03 2007-05-03 United Memories, Inc. Method for improving the timing resolution of DLL controlled delay lines
US20080157385A1 (en) * 2006-12-29 2008-07-03 Heping Yue IC package with integral vertical passive delay cells
KR100889816B1 (ko) * 2007-03-27 2009-03-20 삼성전자주식회사 위상 정렬 장치 및 방법
US7685486B1 (en) * 2007-07-19 2010-03-23 Xilinx, Inc. Testing of an embedded multiplexer having a plurality of inputs
CN101784906B (zh) 2007-08-22 2014-03-12 爱德万测试(新加坡)私人有限公司 芯片测试器、测试夹具套装、用于芯片测试的装置和方法
US8201011B1 (en) * 2007-09-26 2012-06-12 Oracle America, Inc. Timing optimization for paths in a processor
JP5298527B2 (ja) * 2007-12-24 2013-09-25 富士通セミコンダクター株式会社 可変遅延回路及びその制御方法
US8745337B2 (en) * 2007-12-31 2014-06-03 Teradyne, Inc. Apparatus and method for controlling memory overrun
US8008961B2 (en) * 2009-12-14 2011-08-30 Qualcomm Incorporated Adaptive clock generators, systems, and methods
US9000807B2 (en) * 2012-07-02 2015-04-07 Microsemi SoC Corporation On-chip probe circuit for detecting faults in an FPGA
CN103777528B (zh) * 2012-10-22 2016-08-24 英业达科技有限公司 印刷电路板与其信号时序控制方法
CN103777677B (zh) * 2012-10-22 2017-02-08 英业达科技有限公司 印刷电路板与其信号时序控制方法
US11183995B1 (en) * 2017-06-16 2021-11-23 Rambus Inc. High-resolution digitally controlled delay line

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4231104A (en) * 1978-04-26 1980-10-28 Teradyne, Inc. Generating timing signals
US4637018A (en) * 1984-08-29 1987-01-13 Burroughs Corporation Automatic signal delay adjustment method
US4700347A (en) * 1985-02-13 1987-10-13 Bolt Beranek And Newman Inc. Digital phase adjustment
FR2589651A1 (fr) * 1985-11-05 1987-05-07 Inf Milit Spatiale Aeronaut Ligne a retard a semi-conducteur pour circuit logique
US5274796A (en) * 1987-02-09 1993-12-28 Teradyne, Inc. Timing generator with edge generators, utilizing programmable delays, providing synchronized timing signals at non-integer multiples of a clock signal
JP2731875B2 (ja) * 1991-07-31 1998-03-25 株式会社アドバンテスト 可変遅延回路
US5313501A (en) * 1992-06-15 1994-05-17 Digital Equipment Corporation Method and apparatus for deskewing digital data
JP3550404B2 (ja) * 1992-09-10 2004-08-04 株式会社日立製作所 可変遅延回路及び可変遅延回路を用いたクロック信号供給装置
SE9203882L (sv) * 1992-12-22 1994-06-23 Ellemtel Utvecklings Ab Sätt och anordning för minimering av scew

Also Published As

Publication number Publication date
ATE218712T1 (de) 2002-06-15
EP0891559B1 (en) 2002-06-05
WO1997037235A1 (en) 1997-10-09
JP2000507702A (ja) 2000-06-20
US5727021A (en) 1998-03-10
EP0891559A1 (en) 1999-01-20
DE69713084T2 (de) 2003-03-13
DE69713084D1 (de) 2002-07-11
KR20000005251A (ko) 2000-01-25
IL126204A0 (en) 1999-05-09
ES2176728T3 (es) 2002-12-01
JP3836884B2 (ja) 2006-10-25
KR100319194B1 (ko) 2002-02-19

Similar Documents

Publication Publication Date Title
IL126204A (en) Installation and method for creating a programmable delay
IL42844A (en) Method for making an integrated circuit apparatus
EP0091375A3 (en) Programmable deskewing of automatic test equipment
EP1262783B1 (en) An apparatus, a method for testing an electrical wiring system, a computer program for testing an electrical wiring system
US6009259A (en) Emulation System
JPH04323578A (ja) 分離装置とスキャナバスとを備えた自動回路テスタ
US5132614A (en) Semiconductor device and method and apparatus for testing the same
US6240062B1 (en) Fast fourier transform calculating apparatus and fast fourier transform calculating method
US4290137A (en) Apparatus and method of testing CML circuits
WO2005011344A3 (en) Method for configuration throughput of electronic circuits
US4879675A (en) Parity generator circuit and method
US5966029A (en) Multi-bit exclusive or
JPH11311661A (ja) 半導体装置試験システムおよび半導体装置試験方法
US7024606B2 (en) Method of generating test pattern for integrated circuit
US4295359A (en) Calibration apparatus for CML circuit test unit
JPH09505187A (ja) 電気スイッチングアセンブリ
EP0070458A2 (en) Single chip microcomputer
CN111708300A (zh) 一种执行单元、信号跨单元传递结构及电气系统
US5748071A (en) High speed comparator with programmable reference
JP3032624B2 (ja) スキャンセル装置
JPH0812969B2 (ja) アンテナ給電回路
JPS62150182A (ja) 集積回路の試験方式
JPH03126341A (ja) パス監視方法
JPH10246755A (ja) 集積回路装置のテスト回路およびテスト方法
JP2002082148A (ja) 半導体試験装置のタイミング補正方法及び装置

Legal Events

Date Code Title Description
FF Patent granted
KB Patent renewed
KB Patent renewed
KB Patent renewed
MM9K Patent not in force due to non-payment of renewal fees