ES482447A1 - Circuito de recuperacion de la fase de temporizacion. - Google Patents
Circuito de recuperacion de la fase de temporizacion.Info
- Publication number
- ES482447A1 ES482447A1 ES482447A ES482447A ES482447A1 ES 482447 A1 ES482447 A1 ES 482447A1 ES 482447 A ES482447 A ES 482447A ES 482447 A ES482447 A ES 482447A ES 482447 A1 ES482447 A1 ES 482447A1
- Authority
- ES
- Spain
- Prior art keywords
- timing
- circuit
- phase recovery
- recovery circuit
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000011084 recovery Methods 0.000 title abstract 4
- 238000005070 sampling Methods 0.000 abstract 2
- 230000010363 phase shift Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0334—Processing of samples having at least three levels, e.g. soft decisions
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Manipulation Of Pulses (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
Circuito de recuperación de fase de temporización para conseguir una operación de sintonización entre una fase de una señal de muestro generada en un receptor y una fase de una señal de temporización incluida en una señal analógica de entrada recibida, que comprende: a) un dispositivo generador de cadencia de referencia para producir una señal de muestreo para producir la señal de muestreo que se deriva de la señal de cadencia de referencia; c) un dispositivo de muestreo para producir una señal de entrada muestreada utilizando la señal de muestreo; d) un dispositivo de extracción de la señal de temporización para producir la señal de temporización para la señal analógica de entrada muestrada, y e) un dispositivo detector de cruce nulo virtual para comparar el valor de la señal de temporización con un valor nulo y producir una señal de detección de cruce nulo virtual empleando la señal de muestreo; en cuyo circuito el dispositivo generador de la señal de muestreo funciona para conducir una desviación de fase de la señal de muestreo de acuerdo con la existencia o inexistencia de la señal de detección de cruce nulo virtual.
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53085842A JPS6013624B2 (ja) | 1978-07-14 | 1978-07-14 | タイミング位相同期方式 |
JP9277878A JPS5520043A (en) | 1978-07-29 | 1978-07-29 | Timing phase cynchronous system |
JP9350378A JPS5520074A (en) | 1978-07-31 | 1978-07-31 | Digital phase synchronous circuit |
JP11967778A JPS5546628A (en) | 1978-09-28 | 1978-09-28 | Timing phase synchronization system |
Publications (1)
Publication Number | Publication Date |
---|---|
ES482447A1 true ES482447A1 (es) | 1980-02-16 |
Family
ID=27467171
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES482447A Expired ES482447A1 (es) | 1978-07-14 | 1979-07-12 | Circuito de recuperacion de la fase de temporizacion. |
Country Status (8)
Country | Link |
---|---|
US (1) | US4312075A (es) |
AU (1) | AU525576B2 (es) |
CA (1) | CA1108246A (es) |
DE (1) | DE2928446A1 (es) |
ES (1) | ES482447A1 (es) |
FR (1) | FR2431228B1 (es) |
GB (1) | GB2026796B (es) |
NL (1) | NL180063C (es) |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ZA81781B (en) * | 1980-02-13 | 1982-03-31 | Int Computers Ltd | Digital systems |
DE3027053A1 (de) * | 1980-07-17 | 1982-02-11 | Robert Bosch Gmbh, 7000 Stuttgart | Verfahren zur zeitlichen korrektur von digitalen schaltsignalen |
DE3037778A1 (de) * | 1980-10-07 | 1982-05-19 | Robert Bosch Gmbh, 7000 Stuttgart | Verfahren zur zeitlichen korrektur von digitalen schaltsignalen |
US4455663A (en) * | 1981-11-19 | 1984-06-19 | Novation, Inc. | Full duplex modems and synchronizing methods and apparatus therefor |
JPS5892162A (ja) * | 1981-11-27 | 1983-06-01 | Hitachi Ltd | タイミング位相制御方法及びその装置 |
FR2566979B1 (fr) * | 1984-06-29 | 1986-10-31 | Lignes Telegraph Telephon | Extracteur de rythme pour systeme de transmission de donnees |
JPS61222072A (ja) * | 1985-03-26 | 1986-10-02 | Sharp Corp | デイジタル磁気記録再生装置 |
NL8600889A (nl) * | 1986-04-09 | 1987-11-02 | Philips Nv | Inrichting voor het terugwinnen van kanaalklokinformatie bij synchrone informatietransmissie en een inrichting voor het terugwinnen van de informatie voorzien van een dergelijke inrichting. |
US4808937A (en) * | 1986-07-15 | 1989-02-28 | Hayes Microcomputer Products, Inc. | Phase-locked loop for a modem |
US4894847A (en) * | 1987-05-26 | 1990-01-16 | Hayes Microcomputer Products, Inc. | High speed half duplex modem with fast turnaround protocol |
CA1340064C (en) * | 1988-06-08 | 1998-09-29 | Mitsuo Kakuishi | Signal processing apparatus with dual parallel a/d and d/a converters |
US5615235A (en) * | 1988-06-08 | 1997-03-25 | Fujitsu Limited | Signal processing system for use in a digital signal clock changing apparatus |
JP2721455B2 (ja) * | 1992-01-27 | 1998-03-04 | 富士通株式会社 | データ伝送装置のタイミング生成方法 |
DE4221476A1 (de) * | 1992-06-30 | 1994-01-05 | Siemens Ag | Verfahren und Anordnung zur Regeneration eines Binärsignals |
KR0148140B1 (ko) * | 1993-06-30 | 1998-09-15 | 김광호 | 심볼 타이밍 복구장치 |
US5586150A (en) * | 1993-11-24 | 1996-12-17 | Rajupandaram K. Balasubramaniam | Method and apparatus for symbol synchronization in multi-level digital FM radio |
US5483292A (en) * | 1994-03-09 | 1996-01-09 | Samsung Electronics Co., Ltd. | Symbol clock regeneration in digital signal receivers for recovering digital data buried in NTSC TV signals |
US5939905A (en) * | 1996-09-27 | 1999-08-17 | Texas Instruments Incorporated | Loop control detection circuit and method for detecting current feedback |
WO1999057805A1 (en) * | 1998-05-04 | 1999-11-11 | Libit Signal Processing Ltd. | Methods and apparatus for timing recovery of vestigial sideband (vsb) modulated signals |
US6549594B1 (en) | 1999-05-28 | 2003-04-15 | Nortel Networks | Timing phase recovery method and apparatus |
US10079660B2 (en) * | 2017-01-25 | 2018-09-18 | Samsung Electroncis Co., Ltd. | System and method of tracking and compensating for frequency and timing offsets of modulated signals |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1368068A (en) * | 1971-10-20 | 1974-09-25 | Post Office | Digital communication systems |
DE2501115A1 (de) * | 1974-02-22 | 1975-08-28 | Rca Corp | Frequenzsteuerschaltung |
US4011516A (en) * | 1975-11-03 | 1977-03-08 | Rockwell International Corporation | Frequency correction arrangement |
CH604428A (fr) * | 1975-12-23 | 1978-09-15 | Berney Sa Jean Claude | Dispositif servant a ajuster la frequence de sortie d'un diviseur de frequence pour piece d'horlogerie. |
NL7605275A (nl) * | 1976-05-18 | 1977-11-22 | Philips Nv | Data-ontvanger met synchroniseer-reeks-detec- tieketen. |
FR2358056A1 (fr) * | 1976-07-09 | 1978-02-03 | Ibm France | Procede et dispositif de synchronisation de l'horloge du recepteur d'un systeme de transmissions de donnees en modulation psk |
FR2413821A1 (fr) * | 1977-12-28 | 1979-07-27 | Trt Telecom Radio Electr | Dispositif de synchronisation d'un dispositif numerique |
US4213134A (en) * | 1979-02-26 | 1980-07-15 | The University Of Akron | Circuit and method for the recorder display of high frequency periodic signals |
-
1979
- 1979-07-10 GB GB7923953A patent/GB2026796B/en not_active Expired
- 1979-07-11 US US06/056,641 patent/US4312075A/en not_active Expired - Lifetime
- 1979-07-11 CA CA331,561A patent/CA1108246A/en not_active Expired
- 1979-07-12 AU AU48890/79A patent/AU525576B2/en not_active Expired
- 1979-07-12 ES ES482447A patent/ES482447A1/es not_active Expired
- 1979-07-13 DE DE19792928446 patent/DE2928446A1/de active Granted
- 1979-07-13 NL NLAANVRAGE7905478,A patent/NL180063C/xx not_active IP Right Cessation
- 1979-07-13 FR FR7918289A patent/FR2431228B1/fr not_active Expired
Also Published As
Publication number | Publication date |
---|---|
CA1108246A (en) | 1981-09-01 |
FR2431228B1 (fr) | 1988-01-15 |
AU4889079A (en) | 1980-01-17 |
DE2928446A1 (de) | 1980-01-24 |
NL7905478A (nl) | 1980-01-16 |
AU525576B2 (en) | 1982-11-11 |
GB2026796B (en) | 1982-09-29 |
NL180063B (nl) | 1986-07-16 |
GB2026796A (en) | 1980-02-06 |
US4312075A (en) | 1982-01-19 |
NL180063C (nl) | 1986-12-16 |
FR2431228A1 (fr) | 1980-02-08 |
DE2928446C2 (es) | 1987-01-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES482447A1 (es) | Circuito de recuperacion de la fase de temporizacion. | |
JPS5720052A (en) | Input data synchronizing circuit | |
ATE61179T1 (de) | Schaltungsvorrichtung zur regenerierung von taktsignalen in einem datenuebertragungssystem und eine datenrueckgewinnungsanordnung mit einer solchen vorrichtung. | |
JPS524105A (en) | Frequency synthesizer-method transmitter-receiver | |
EP0108702A3 (en) | Serial to parallel data conversion circuit | |
JPS558192A (en) | Carrier wave extracting circuit | |
JPS5513506A (en) | Information signal transmission system | |
JPS5647837A (en) | Delay circuit | |
JPS5232655A (en) | Logic low-pass filter circuit | |
SE7905913L (sv) | Tidstyrningsfasinstellnigskrets | |
JPS566568A (en) | Sampling method for facsimile signal | |
JPS57143963A (en) | Data detector | |
JPS54148413A (en) | Reproduction system for timing information | |
JPS5419346A (en) | Digital phase synchronous system | |
JPS5523613A (en) | Reproducing system of timing information | |
JPS5513549A (en) | Timing phase synchronizing system | |
JPS55146618A (en) | Data synchronizing circuit | |
JPS5518136A (en) | Clock extraction circuit | |
JPS57138203A (en) | Digital oscillator | |
JPS5635559A (en) | Phase modulating device | |
JPS5514783A (en) | Sampling method for carrier chrominance signal | |
JPS5394167A (en) | Digital phase synchronous loop | |
JPS5687924A (en) | Phase comparison circuit | |
JPS54111319A (en) | Phase synchronizing circuit | |
JPS5488168A (en) | Phase shift detector |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FD1A | Patent lapsed |
Effective date: 20000217 |