JPS5513549A - Timing phase synchronizing system - Google Patents
Timing phase synchronizing systemInfo
- Publication number
- JPS5513549A JPS5513549A JP8584278A JP8584278A JPS5513549A JP S5513549 A JPS5513549 A JP S5513549A JP 8584278 A JP8584278 A JP 8584278A JP 8584278 A JP8584278 A JP 8584278A JP S5513549 A JPS5513549 A JP S5513549A
- Authority
- JP
- Japan
- Prior art keywords
- phase
- zero
- sampling
- cross point
- output signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0334—Processing of samples having at least three levels, e.g. soft decisions
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
PURPOSE:To make it possible to detect a zero-cross point in a high speed by outputting sampling pulses obtained by dividing a reference frequency when it is decided that the phase of output signals is at the zero-cross point of timing signal components or near it. CONSTITUTION:Frequency divider circuits 5, 6, and 8 divide a reference frequency to generate sampling pulses, and sampling circuit 9 samples timing signal components by these sampling pulses and supplies output signals to zero-cross point detector circuit 10. In this case, when it is decided by circuit 10 that the phase of output signals is a sampling phase other than the phase at the zero-cross point of timing signal components or near it, circuits 5, 6, and 8 insert or remove pulses on the way of frequency division and change the phase of sampling pulses; and when it is decided that the phase of output signals is the sampling phase at the zero-cross point or near it, circuits 5, 6, and 8 output sampling pulses obtained by dividing the reference frequency, so that the zero-cross can be detected in a high speed.
Priority Applications (10)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53085842A JPS6013624B2 (en) | 1978-07-14 | 1978-07-14 | Timing phase synchronization method |
SE7905913A SE440015B (en) | 1978-07-14 | 1979-07-06 | Time phase recovery circuit for receivers in a carrier wave modulated data communication system |
GB7923953A GB2026796B (en) | 1978-07-14 | 1979-07-10 | Clock synchronization circuit |
CA331,561A CA1108246A (en) | 1978-07-14 | 1979-07-11 | Timing-phase recovery circuit |
US06/056,641 US4312075A (en) | 1978-07-14 | 1979-07-11 | Timing-phase recovery circuit |
ES482447A ES482447A1 (en) | 1978-07-14 | 1979-07-12 | Timing-phase recovery circuit |
AU48890/79A AU525576B2 (en) | 1978-07-14 | 1979-07-12 | Timing-phase recovery circuit |
FR7918289A FR2431228B1 (en) | 1978-07-14 | 1979-07-13 | CLOCK PHASE RECOVERY CIRCUIT |
DE19792928446 DE2928446A1 (en) | 1978-07-14 | 1979-07-13 | TIMING PHASE RECOVERY CIRCUIT |
NLAANVRAGE7905478,A NL180063C (en) | 1978-07-14 | 1979-07-13 | SYNCHRONIZATION CIRCUIT. |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53085842A JPS6013624B2 (en) | 1978-07-14 | 1978-07-14 | Timing phase synchronization method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5513549A true JPS5513549A (en) | 1980-01-30 |
JPS6013624B2 JPS6013624B2 (en) | 1985-04-08 |
Family
ID=13870110
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP53085842A Expired JPS6013624B2 (en) | 1978-07-14 | 1978-07-14 | Timing phase synchronization method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6013624B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5346080A (en) * | 1976-10-08 | 1978-04-25 | Nippon Steel Corp | Method and apparatus for automatic harddenability test |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5012270A (en) * | 1973-06-05 | 1975-02-07 |
-
1978
- 1978-07-14 JP JP53085842A patent/JPS6013624B2/en not_active Expired
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5012270A (en) * | 1973-06-05 | 1975-02-07 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5346080A (en) * | 1976-10-08 | 1978-04-25 | Nippon Steel Corp | Method and apparatus for automatic harddenability test |
Also Published As
Publication number | Publication date |
---|---|
JPS6013624B2 (en) | 1985-04-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5720052A (en) | Input data synchronizing circuit | |
ES482447A1 (en) | Timing-phase recovery circuit | |
JPS5479384A (en) | System of synchronously leading in phase locked loop | |
JPS5513549A (en) | Timing phase synchronizing system | |
JPS5232655A (en) | Logic low-pass filter circuit | |
JPS53118927A (en) | Video detecting unit | |
JPS537165A (en) | Synchronism detecting circuit of phase control circuit | |
JPS5714259A (en) | Vertical synchronizing signal separation circuit | |
JPS5520043A (en) | Timing phase cynchronous system | |
JPS5599826A (en) | Phase variable circuit | |
JPS5546628A (en) | Timing phase synchronization system | |
JPS5534382A (en) | Separator circuit for synchronizing signal | |
JPS54143274A (en) | Frequency analyzer | |
JPS542646A (en) | Generation system for variable-frequency signal | |
JPS57190480A (en) | Synchronizing signal processing circuit | |
JPS54130861A (en) | Pll anomaly detection method | |
JPS5312672A (en) | Digital detector for rotational frequency | |
JPS57131144A (en) | Clock reproducing circuit | |
JPS5764312A (en) | Synchronizing signal circuit | |
JPS52130269A (en) | Phase continuous modulation signal delay detection system | |
JPS5460976A (en) | Spectrum analyzer | |
JPS5419346A (en) | Digital phase synchronous system | |
JPS5367473A (en) | Speed detector | |
JPS5528635A (en) | Suppression system of pulsive noise | |
JPS55115737A (en) | Digital phase synchronism circuit |