JPS558192A - Carrier wave extracting circuit - Google Patents

Carrier wave extracting circuit

Info

Publication number
JPS558192A
JPS558192A JP8241778A JP8241778A JPS558192A JP S558192 A JPS558192 A JP S558192A JP 8241778 A JP8241778 A JP 8241778A JP 8241778 A JP8241778 A JP 8241778A JP S558192 A JPS558192 A JP S558192A
Authority
JP
Japan
Prior art keywords
signal
circuit
multiplied
carrier wave
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8241778A
Other languages
Japanese (ja)
Inventor
Ichiro Takase
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP8241778A priority Critical patent/JPS558192A/en
Publication of JPS558192A publication Critical patent/JPS558192A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/22—Demodulator circuits; Receiver circuits
    • H04L27/227—Demodulator circuits; Receiver circuits using coherent demodulation
    • H04L27/2275—Demodulator circuits; Receiver circuits using coherent demodulation wherein the carrier recovery circuit uses the received modulated signals
    • H04L27/2276—Demodulator circuits; Receiver circuits using coherent demodulation wherein the carrier recovery circuit uses the received modulated signals using frequency multiplication or harmonic tracking

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Abstract

PURPOSE:To secure the steady phase detection with the reduced error by obtaining the logic product between the signal obtained by n-multiplication to the received wave of the digital n-phase modulation and the signal formed by delaying the n- multiplied signal by the fixed period. CONSTITUTION:The reception signal entered terminal 601 is n-multiplied through n-multiplication circuit 602 with its irregular pulse removed through irregular pulse removing circuit 607. This signal then undergoes the waveform shaping through slicer 604 after passing through resonator 603 and then changed to the original frequency throuth 1/n-divider 605 to be delivered in the form of the carrier wave free from the phase shift through terminal 606. Circuit 607 gives 2-branching to the signal entered input terminal 701. And one of the branched signals is supplied to logic product circuit 702, and the other signal is supplied also to circuit 702 uia delay line 703 with delay of one cycle of the n-multiplied wave or of the integer- fold amount of one cycle to be delivered to output terminal 704 after removal of the irregular pulse. As a result, the carrier wave can be extracted in a steady way, ensuring the steadey phase detection with the reduced error.
JP8241778A 1978-07-05 1978-07-05 Carrier wave extracting circuit Pending JPS558192A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8241778A JPS558192A (en) 1978-07-05 1978-07-05 Carrier wave extracting circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8241778A JPS558192A (en) 1978-07-05 1978-07-05 Carrier wave extracting circuit

Publications (1)

Publication Number Publication Date
JPS558192A true JPS558192A (en) 1980-01-21

Family

ID=13774005

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8241778A Pending JPS558192A (en) 1978-07-05 1978-07-05 Carrier wave extracting circuit

Country Status (1)

Country Link
JP (1) JPS558192A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3103583A1 (en) * 1981-02-03 1982-08-12 Peter 2000 Hamburg Sebesteny "PUZZLE CUBES"
GB2117654A (en) * 1982-03-29 1983-10-19 Adam Alexander Dodecahedron manipulative puzzle
US4415158A (en) * 1981-09-21 1983-11-15 General Symmetrics, Inc. Puzzle
US4461480A (en) * 1982-09-30 1984-07-24 Mitchell Maurice E Educational entertainment device comprising cubes formed of four 1/8th octahedron sections rotatably coupled to a tetrahedron
US4526372A (en) * 1982-01-20 1985-07-02 Kikis Evangelos T Puzzle toy
US4558866A (en) * 1981-08-14 1985-12-17 Alford William L Regular polyhedron-based logical puzzles

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5249756A (en) * 1975-10-20 1977-04-21 Fujitsu Ltd Reference phase carrierwave reproduction circuit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5249756A (en) * 1975-10-20 1977-04-21 Fujitsu Ltd Reference phase carrierwave reproduction circuit

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3103583A1 (en) * 1981-02-03 1982-08-12 Peter 2000 Hamburg Sebesteny "PUZZLE CUBES"
DE3103583C2 (en) * 1981-02-03 1984-06-20 Peter 2000 Hamburg Sebesteny Patience
US4558866A (en) * 1981-08-14 1985-12-17 Alford William L Regular polyhedron-based logical puzzles
US4415158A (en) * 1981-09-21 1983-11-15 General Symmetrics, Inc. Puzzle
US4526372A (en) * 1982-01-20 1985-07-02 Kikis Evangelos T Puzzle toy
GB2117654A (en) * 1982-03-29 1983-10-19 Adam Alexander Dodecahedron manipulative puzzle
US4506891A (en) * 1982-03-29 1985-03-26 Adam Alexander Geometric device
US4461480A (en) * 1982-09-30 1984-07-24 Mitchell Maurice E Educational entertainment device comprising cubes formed of four 1/8th octahedron sections rotatably coupled to a tetrahedron

Similar Documents

Publication Publication Date Title
JPS558192A (en) Carrier wave extracting circuit
JPS5757007A (en) Orthogonal delay detecting circuit
JPS5637745A (en) Gate signal extracting circuit for time-division multiple connection system
JPS54150065A (en) Fm signal demodulator
JPS5518136A (en) Clock extraction circuit
JPS558175A (en) Clock extraction circuit
JPS5728448A (en) Timing extraction system
JPS51130151A (en) Solid oscillator
JPS5523613A (en) Reproducing system of timing information
JPS57143963A (en) Data detector
JPS5430060A (en) Dislocation detecting circuit
JPS5592025A (en) Synchronizing pulse generation circuit
JPS558658A (en) Signal delay circuit
JPS5520074A (en) Digital phase synchronous circuit
JPS54139367A (en) Digital carrier wave extraction circuit
JPS5478653A (en) Carrier synchronous device
JPS6484948A (en) Demodulation system for frequency modulation signal
JPS5477049A (en) Frequency band-pass split filter
JPS55149554A (en) Carrier reproducing circuit
JPS57206281A (en) Polyphase inverter
JPS56125144A (en) Delay detector
JPS55132156A (en) Clock reproducer
JPS57123785A (en) Carrier signal generating circuit
JPS54104722A (en) Delay time measuring unit for fm multi-path interference wave
GB1452693A (en) Adaptive equalizer metal straps formed by interconnected links