ATE61179T1 - Schaltungsvorrichtung zur regenerierung von taktsignalen in einem datenuebertragungssystem und eine datenrueckgewinnungsanordnung mit einer solchen vorrichtung. - Google Patents
Schaltungsvorrichtung zur regenerierung von taktsignalen in einem datenuebertragungssystem und eine datenrueckgewinnungsanordnung mit einer solchen vorrichtung.Info
- Publication number
- ATE61179T1 ATE61179T1 AT87200592T AT87200592T ATE61179T1 AT E61179 T1 ATE61179 T1 AT E61179T1 AT 87200592 T AT87200592 T AT 87200592T AT 87200592 T AT87200592 T AT 87200592T AT E61179 T1 ATE61179 T1 AT E61179T1
- Authority
- AT
- Austria
- Prior art keywords
- positions
- sampling
- circuit
- difference
- recovery arrangement
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0334—Processing of samples having at least three levels, e.g. soft decisions
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
- Television Signal Processing For Recording (AREA)
- Communication Control (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL8600889A NL8600889A (nl) | 1986-04-09 | 1986-04-09 | Inrichting voor het terugwinnen van kanaalklokinformatie bij synchrone informatietransmissie en een inrichting voor het terugwinnen van de informatie voorzien van een dergelijke inrichting. |
EP87200592A EP0241974B1 (de) | 1986-04-09 | 1987-03-31 | Schaltungsvorrichtung zur Regenerierung von Taktsignalen in einem Datenübertragungssystem und eine Datenrückgewinnungsanordnung mit einer solchen Vorrichtung |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE61179T1 true ATE61179T1 (de) | 1991-03-15 |
Family
ID=19847847
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT87200592T ATE61179T1 (de) | 1986-04-09 | 1987-03-31 | Schaltungsvorrichtung zur regenerierung von taktsignalen in einem datenuebertragungssystem und eine datenrueckgewinnungsanordnung mit einer solchen vorrichtung. |
Country Status (7)
Country | Link |
---|---|
US (1) | US4807257A (de) |
EP (1) | EP0241974B1 (de) |
JP (1) | JPH087947B2 (de) |
KR (1) | KR960000540B1 (de) |
AT (1) | ATE61179T1 (de) |
DE (1) | DE3768127D1 (de) |
NL (1) | NL8600889A (de) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4868854A (en) * | 1986-11-11 | 1989-09-19 | Matsushita Electric Industrial Co., Ltd. | Establishment of bit synchronization in a data transmitting/receiving system |
US4912729A (en) * | 1988-05-16 | 1990-03-27 | U.S. Philips Corporation | Phase-locked-loop circuit and bit detection arrangement comprising such a phase-locked-loop circuit |
US5123033A (en) * | 1990-09-27 | 1992-06-16 | At&T Bell Laboratories | Extraction of an exact symbol rate as applied to bandwidth compression of modem signals through demodulation and remodulation |
JP2694403B2 (ja) * | 1991-12-13 | 1997-12-24 | シャープ株式会社 | ディジタルデータ検出器 |
US5418818A (en) * | 1992-09-22 | 1995-05-23 | Glenayre Electronics, Inc. | Digital signal processor exciter |
US5315284A (en) * | 1992-12-23 | 1994-05-24 | International Business Machines Corporation | Asynchronous digital threshold detector for a digital data storage channel |
US5473638A (en) * | 1993-01-06 | 1995-12-05 | Glenayre Electronics, Inc. | Digital signal processor delay equalization for use in a paging system |
US5400370A (en) * | 1993-02-24 | 1995-03-21 | Advanced Micro Devices Inc. | All digital high speed algorithmic data recovery method and apparatus using locally generated compensated broad band time rulers and data edge position averaging |
US5586150A (en) * | 1993-11-24 | 1996-12-17 | Rajupandaram K. Balasubramaniam | Method and apparatus for symbol synchronization in multi-level digital FM radio |
FR2713853B1 (fr) * | 1993-12-10 | 1996-01-05 | Thomson Csf | Système de réception ou de lecture série d'informations. |
US5469466A (en) * | 1994-01-18 | 1995-11-21 | Hewlett-Packard Company | System for highly repeatable clock parameter recovery from data modulated signals |
EP1657846A3 (de) * | 1996-07-22 | 2008-03-12 | Nippon Telegraph And Telephone Corporation | Verfahren und Schaltungen zur Taktrückgewinnung |
US5978379A (en) | 1997-01-23 | 1999-11-02 | Gadzoox Networks, Inc. | Fiber channel learning bridge, learning half bridge, and protocol |
JP2001510617A (ja) * | 1997-09-30 | 2001-07-31 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | データ信号中のビットを検出する方法及び装置 |
US7430171B2 (en) | 1998-11-19 | 2008-09-30 | Broadcom Corporation | Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost |
FR2801149B1 (fr) | 1999-10-28 | 2002-02-01 | St Microelectronics Sa | Dispositif electronique de calcul du dephasage mutuel de deux signaux incidents echantillonnes |
FR2830965A1 (fr) * | 2001-10-17 | 2003-04-18 | St Microelectronics Sa | Procede et circuit de mesure numerique de la phase d'un signal sinusoidal |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2026796B (en) * | 1978-07-14 | 1982-09-29 | Fujitsu Ltd | Clock synchronization circuit |
FR2449376A1 (fr) * | 1979-02-15 | 1980-09-12 | Trt Telecom Radio Electr | Dispositif de restitution d'horloge pour recepteur de donnees transmises par modulation de phase d'une porteuse |
IT1119943B (it) * | 1979-11-05 | 1986-03-19 | Cselt Centro Studi Lab Telecom | Ricevitore di segnali mutlifrequenza di tastiera codificati in pcm |
US4416017A (en) * | 1981-01-05 | 1983-11-15 | Motorola, Inc. | Apparatus and method for attenuating interfering signals |
US4376309A (en) * | 1981-05-29 | 1983-03-08 | Bell Telephone Laboratories, Incorporated | Method and apparatus for signal-eye tracking in digital transmission systems |
JPS5992410A (ja) * | 1982-11-17 | 1984-05-28 | Sony Corp | デ−タ検出装置 |
US4558422A (en) * | 1983-03-23 | 1985-12-10 | Tektronix, Inc. | Digital signal sampling system with two unrelated sampling timebases |
CA1268523A (en) * | 1984-10-31 | 1990-05-01 | Nec Corporation | Synchronization circuit capable of establishing synchronism even when a sampling rate is invariable |
-
1986
- 1986-04-09 NL NL8600889A patent/NL8600889A/nl not_active Application Discontinuation
- 1986-08-12 US US06/895,966 patent/US4807257A/en not_active Expired - Fee Related
-
1987
- 1987-03-31 AT AT87200592T patent/ATE61179T1/de active
- 1987-03-31 EP EP87200592A patent/EP0241974B1/de not_active Expired - Lifetime
- 1987-03-31 DE DE8787200592T patent/DE3768127D1/de not_active Expired - Lifetime
- 1987-04-06 KR KR1019870003250A patent/KR960000540B1/ko not_active IP Right Cessation
- 1987-04-09 JP JP62085919A patent/JPH087947B2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPS62243440A (ja) | 1987-10-23 |
EP0241974A1 (de) | 1987-10-21 |
US4807257A (en) | 1989-02-21 |
KR960000540B1 (ko) | 1996-01-08 |
NL8600889A (nl) | 1987-11-02 |
EP0241974B1 (de) | 1991-02-27 |
KR870010712A (ko) | 1987-11-30 |
DE3768127D1 (de) | 1991-04-04 |
JPH087947B2 (ja) | 1996-01-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE61179T1 (de) | Schaltungsvorrichtung zur regenerierung von taktsignalen in einem datenuebertragungssystem und eine datenrueckgewinnungsanordnung mit einer solchen vorrichtung. | |
DE3887459D1 (de) | Digitalsignalempfangsschaltung mit Baudabtastphasensteuerung durch eine Leistung von abgetasteten Signalen. | |
KR880004368A (ko) | 디지탈데이터의 샘플율 변환회로 | |
TW349197B (en) | Servo demodulator and method for synchronous servo demodulation | |
ES482447A1 (es) | Circuito de recuperacion de la fase de temporizacion. | |
DE68927148T2 (de) | Digitaler Phasenregelkreis | |
CA2066037A1 (en) | Digital phase-locked loop biphase demodulating method and apparatus | |
DE3783915D1 (de) | Praediktive taktwiedergewinnungsschaltung. | |
CA2102406A1 (en) | Apparatus for and Method of Synchronizing a Clock Signal | |
ATE121249T1 (de) | Verfahren und anordnung zur taktwiedergewinnung in einem datenübertragungssystem. | |
NO173529C (no) | Digital klokkeutleder for bipolare signaler | |
EP0099142A3 (en) | Method and device for the demodulation of a frequency-modulated input signal | |
EP0230310A3 (de) | Schaltung zur Korrektur von Geschwindigkeitsfehlern | |
EP0104998A3 (de) | Quasi asynchrone Sampling-Methode und System | |
DE69010253D1 (de) | Einrichtung zur Erzeugung eines Horizontalrückstellsignals, synchron mit einem hilfsträgerverriegelten Taktsignal. | |
CA2092786A1 (en) | Synchronization method and device realizing said method | |
EP0094956A1 (de) | Verfahren zur phasensynchronisierung eines oszillators auf ein eingangssignal und gerät zur ausführung des verfahrens. | |
JPS5714259A (en) | Vertical synchronizing signal separation circuit | |
JPS566568A (en) | Sampling method for facsimile signal | |
EP0258671A3 (de) | Lese-Kanal-Architektur zur Verarbeitung von Lese-Kopf-Signalen | |
JPS6450653A (en) | Clock phase error detection circuit | |
JPS5748841A (en) | Clock selection system | |
JPS57125557A (en) | Demodulator | |
SU650096A1 (ru) | Устройство дл воспроизведени информации с магнитного носител | |
ATE4071T1 (de) | Verfahren und anordnung zur messung des jitters von taktsignalen in digitalen uebertragungssystemen. |