JPS6450653A - Clock phase error detection circuit - Google Patents

Clock phase error detection circuit

Info

Publication number
JPS6450653A
JPS6450653A JP62206591A JP20659187A JPS6450653A JP S6450653 A JPS6450653 A JP S6450653A JP 62206591 A JP62206591 A JP 62206591A JP 20659187 A JP20659187 A JP 20659187A JP S6450653 A JPS6450653 A JP S6450653A
Authority
JP
Japan
Prior art keywords
phase error
ffs
channels
clock phase
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62206591A
Other languages
Japanese (ja)
Other versions
JPH0479501B2 (en
Inventor
Naomasa Yoshida
Susumu Otani
Kenji Sunada
Kimihiko Kono
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
NEC Engineering Ltd
Original Assignee
NEC Corp
NEC Engineering Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, NEC Engineering Ltd filed Critical NEC Corp
Priority to JP62206591A priority Critical patent/JPS6450653A/en
Publication of JPS6450653A publication Critical patent/JPS6450653A/en
Publication of JPH0479501B2 publication Critical patent/JPH0479501B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Abstract

PURPOSE:To accurately detect a clock phase error even if a carrier phase error exists by detecting a clock phase error only when zero crossing is detected simultaneously by two series of demodulation signals. CONSTITUTION:Analog signals A, B of I and Q channels are quantized into a k-bit digital signal by a clock signal C having a twice frequency fs being the modulation speed by A/D converters 11a, 11b. Signals D, E being the MSB of a k-bit quantized signal of I and Q channels are sampled and delayed by a speed fs at D.FFs 12a, 12b respectively, output signals G, H of the D.FFS 12a, 12b are sampled and delayed at a speed fs by D.FFs 22c, 22d, and given to EX.ORs 14a, 14b respectively to detect the zero crossing of I and Q channels by exclusive ORing them with the content of the D.FFs 12a, 12b. In detecting the polarity inversion (zero crossing) of both the channels, an AND circuit 15 outputs '1' and in not detecting the said inversion, the circuit 15 outputs '0' as an output signal N.
JP62206591A 1987-08-21 1987-08-21 Clock phase error detection circuit Granted JPS6450653A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62206591A JPS6450653A (en) 1987-08-21 1987-08-21 Clock phase error detection circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62206591A JPS6450653A (en) 1987-08-21 1987-08-21 Clock phase error detection circuit

Publications (2)

Publication Number Publication Date
JPS6450653A true JPS6450653A (en) 1989-02-27
JPH0479501B2 JPH0479501B2 (en) 1992-12-16

Family

ID=16525940

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62206591A Granted JPS6450653A (en) 1987-08-21 1987-08-21 Clock phase error detection circuit

Country Status (1)

Country Link
JP (1) JPS6450653A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05110612A (en) * 1991-10-14 1993-04-30 Nippon Telegr & Teleph Corp <Ntt> Burst signal demodulator
WO2000076163A1 (en) * 1999-06-04 2000-12-14 Mitsubishi Denki Kabushiki Kaisha Phase detector, timing reproducing device comprising the same, and demodulator comprising the same

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05110612A (en) * 1991-10-14 1993-04-30 Nippon Telegr & Teleph Corp <Ntt> Burst signal demodulator
WO2000076163A1 (en) * 1999-06-04 2000-12-14 Mitsubishi Denki Kabushiki Kaisha Phase detector, timing reproducing device comprising the same, and demodulator comprising the same

Also Published As

Publication number Publication date
JPH0479501B2 (en) 1992-12-16

Similar Documents

Publication Publication Date Title
KR880004368A (en) Sample Rate Conversion Circuit for Digital Data
ATE61179T1 (en) CIRCUIT DEVICE FOR REGENERATION OF CLOCK SIGNALS IN A DATA TRANSMISSION SYSTEM AND A DATA RECOVERY ARRANGEMENT WITH SUCH DEVICE.
JPS6444154A (en) Circuit structure for signal decoding in frequency modulation transmission
NO173529C (en) Digital clock conductor for bipolar signals
JPS6450653A (en) Clock phase error detection circuit
KR890007059A (en) Counting error detection device of digital measuring instrument
JPS52135657A (en) A/d converter
ATE31583T1 (en) PHASE DETECTOR FOR USE IN SYNCHRONIZING DEVICES.
JPS57125557A (en) Demodulator
JPS5232655A (en) Logic low-pass filter circuit
SU1285556A2 (en) Synchronous discriminator
KR870002523A (en) Digital signal processing equipment
EP0331016A3 (en) Phase detector circuit for periodic signal using three sampling data
JPS647706A (en) Fm detecting device
JPS5576905A (en) Position and speed detecting system
JPS5750001A (en) Phase adjustment system
JPS6460046A (en) Fsk demodulating circuit
GB1530151A (en) Frequency discriminators
JPS56124016A (en) Light detector
SU1228213A1 (en) Amplitude disctriminator
JPS5768943A (en) Bipolar pulse error discrimination circuit
KR860006877A (en) High Speed Analog Digital Converter
JPS57129032A (en) Error signal detecting circuit
SU725042A1 (en) Arrangement for determining quadrants
JPS645211Y2 (en)

Legal Events

Date Code Title Description
S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071216

Year of fee payment: 15