ES2002307A6 - Un circuito integrado semiconductor configurable - Google Patents

Un circuito integrado semiconductor configurable

Info

Publication number
ES2002307A6
ES2002307A6 ES8601767A ES8601767A ES2002307A6 ES 2002307 A6 ES2002307 A6 ES 2002307A6 ES 8601767 A ES8601767 A ES 8601767A ES 8601767 A ES8601767 A ES 8601767A ES 2002307 A6 ES2002307 A6 ES 2002307A6
Authority
ES
Spain
Prior art keywords
logic circuits
reversible
logic
inputs
outputs
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES8601767A
Other languages
English (en)
Inventor
Kenneth Austin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Pilkington Micro Electronics Ltd
Original Assignee
Pilkington Micro Electronics Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from GB858522534A external-priority patent/GB8522534D0/en
Priority claimed from GB858526143A external-priority patent/GB8526143D0/en
Priority claimed from GB868617705A external-priority patent/GB8617705D0/en
Application filed by Pilkington Micro Electronics Ltd filed Critical Pilkington Micro Electronics Ltd
Publication of ES2002307A6 publication Critical patent/ES2002307A6/es
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
    • G06F30/331—Design verification, e.g. functional simulation or model checking using simulation with hardware acceleration, e.g. by using field programmable gate array [FPGA] or emulation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1735—Controllable logic circuits by wiring, e.g. uncommitted logic arrays
    • H03K19/1736—Controllable logic circuits by wiring, e.g. uncommitted logic arrays in which the wiring can be modified
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17736—Structural details of routing resources
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/01—Shaping pulses
    • H03K5/02—Shaping pulses by amplifying
    • H03K5/026—Shaping pulses by amplifying with a bidirectional operation

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Geometry (AREA)
  • Nonlinear Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Evolutionary Computation (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Dram (AREA)

Abstract

UN CIRCUITO INTEGRADO SEMICONDUCTOR CONFIGURABLE. CIRCUITOS INTEGRADOS SEMICONDUCTORES CONFIGURABLES EN ESTADO DE FABRICACION TIENEN UNA PLURALIDAD DE CIRCUITOS LOGICOS FORMADOS EN EMPLAZAMIENTOS DISCRETOS (10S). POR CADA CIRCUITO LOGICO, SE EXTIENDEN RECORRIDOS DE CONEXION DIRECTA SELECTIVAMENTE CONDUCTORES/NO CONDUCTORES (14A,B,C,F) DESDE SU SALIDA A LA ENTRADA DE UN PRIMER GRUPO DE OTROS CIRCUITOS LOGICOS. SON DIFERENTES TODOS LOS GRUPOS DE TODOS LOS CIRCUITOS LOGICOS. PUEDEN CONECTARSE SELECTIVAMENTE OTROS RECORRIDOS DE CONEXION DIRECTA (50R, 50C) A ENTRADAS (14D, E) Y SALIDAS (52G,H) DE LOS CIRCUITOS LOGICOS. LA SELECCION PUEDE SER IRREVERSIBLE (FIGURA 8) O REVERSIBLE (FIGURAS 9, 10, 11, 18) E IMPLICA DIRECCIONAMIENTO DE SEÑALES COINCIDENTES (22R,C) DE LOS EMPLAZAMIENTOS (10S) Y CONFIGURACION CODIFICADA DE LOS RECORRIDOS EN DICHO EMPLAZAMIENTO. LA SELECCION REVERSIBLE PUEDE LLEVARSE A CABO MEDIANTE TRANSISTORES DE EFECTO DE CAMPO O TRANSISTORES BIPOLARES Y PUEDE SER A O CERCA DE NIVELES Y VELOCIDADES NORMALES DE SEÑALES LOGICAS (FIGURAS 11 Y 18). SE DESCRIBEN DISPOSITIVOS CONFIGURABLES VERSATILES DE ENTRADA/SALIDA (FIGURAS 13-16), ASI COMO SISTEMAS RECONFIGURABLES DE PROCESAMIENTO DE DATOS QUE UTILIZAN LAS PROVISIONES REVERSIBLES DE TRANSISTOR (FIGURAS 20-23).
ES8601767A 1985-09-11 1986-09-10 Un circuito integrado semiconductor configurable Expired ES2002307A6 (es)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GB858522534A GB8522534D0 (en) 1985-09-11 1985-09-11 Semiconductor integrated circuits
GB858526143A GB8526143D0 (en) 1985-10-23 1985-10-23 Semiconductor integrated circuits
GB868617705A GB8617705D0 (en) 1986-07-19 1986-07-19 Semiconductor integrated circuits/systems

Publications (1)

Publication Number Publication Date
ES2002307A6 true ES2002307A6 (es) 1988-08-01

Family

ID=27262782

Family Applications (1)

Application Number Title Priority Date Filing Date
ES8601767A Expired ES2002307A6 (es) 1985-09-11 1986-09-10 Un circuito integrado semiconductor configurable

Country Status (13)

Country Link
US (1) US4935734A (es)
EP (1) EP0219221B1 (es)
JP (1) JP2565497B2 (es)
KR (1) KR950015009B1 (es)
CN (1) CN1009515B (es)
AT (1) ATE99473T1 (es)
AU (1) AU593281B2 (es)
BR (1) BR8604408A (es)
CA (1) CA1269726A (es)
DE (1) DE3630835C2 (es)
ES (1) ES2002307A6 (es)
FR (2) FR2587158B1 (es)
GB (1) GB2180382B (es)

Families Citing this family (123)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB8621357D0 (en) * 1986-09-04 1986-10-15 Mcallister R I Hinged barrier semiconductor integrated circuits
US4858072A (en) * 1987-11-06 1989-08-15 Ford Aerospace & Communications Corporation Interconnection system for integrated circuit chips
US5023606A (en) * 1988-01-13 1991-06-11 Plus Logic, Inc. Programmable logic device with ganged output pins
US4847612A (en) * 1988-01-13 1989-07-11 Plug Logic, Inc. Programmable logic device
US5511211A (en) * 1988-08-31 1996-04-23 Hitachi, Ltd. Method for flexibly developing a data processing system comprising rewriting instructions in non-volatile memory elements after function check indicates failure of required functions
US5452231A (en) * 1988-10-05 1995-09-19 Quickturn Design Systems, Inc. Hierarchically connected reconfigurable logic assembly
DE68929518T2 (de) * 1988-10-05 2005-06-09 Quickturn Design Systems, Inc., Mountain View Verfahren zur Verwendung einer elektronisch wiederkonfigurierbaren Gatterfeld-Logik und dadurch hergestelltes Gerät
US5329470A (en) * 1988-12-02 1994-07-12 Quickturn Systems, Inc. Reconfigurable hardware emulation system
US5109353A (en) 1988-12-02 1992-04-28 Quickturn Systems, Incorporated Apparatus for emulation of electronic hardware system
GB8828828D0 (en) * 1988-12-09 1989-01-18 Pilkington Micro Electronics Semiconductor integrated circuit
IT1225638B (it) * 1988-12-28 1990-11-22 Sgs Thomson Microelectronics Dispositivo logico integrato come una rete di maglie di memorie distribuite
GB8902982D0 (en) * 1989-02-10 1989-03-30 Plessey Co Plc Machine for circuit design
US5353243A (en) 1989-05-31 1994-10-04 Synopsys Inc. Hardware modeling system and method of use
US5369593A (en) 1989-05-31 1994-11-29 Synopsys Inc. System for and method of connecting a hardware modeling element to a hardware modeling system
US5257166A (en) * 1989-06-05 1993-10-26 Kawasaki Steel Corporation Configurable electronic circuit board adapter therefor, and designing method of electronic circuit using the same board
EP0405765A3 (en) * 1989-06-05 1991-09-11 Kawasaki Steel Corporation Configurable electronic circuit board, adapter therefor , and designing method of electronic circuit using the same board
US5144166A (en) * 1990-11-02 1992-09-01 Concurrent Logic, Inc. Programmable logic cell and array
US5313119A (en) * 1991-03-18 1994-05-17 Crosspoint Solutions, Inc. Field programmable gate array
US5322812A (en) 1991-03-20 1994-06-21 Crosspoint Solutions, Inc. Improved method of fabricating antifuses in an integrated circuit device and resulting structure
US5221865A (en) * 1991-06-21 1993-06-22 Crosspoint Solutions, Inc. Programmable input/output buffer circuit with test capability
US5338984A (en) * 1991-08-29 1994-08-16 National Semiconductor Corp. Local and express diagonal busses in a configurable logic array
US5298805A (en) * 1991-08-29 1994-03-29 National Semiconductor Corporation Versatile and efficient cell-to-local bus interface in a configurable logic array
US5347519A (en) * 1991-12-03 1994-09-13 Crosspoint Solutions Inc. Preprogramming testing in a field programmable gate array
US5475830A (en) * 1992-01-31 1995-12-12 Quickturn Design Systems, Inc. Structure and method for providing a reconfigurable emulation circuit without hold time violations
EP0877385B1 (en) * 1992-07-02 2001-10-17 Atmel Corporation Non-disruptive, randomly addressable memory system
US5684980A (en) * 1992-07-29 1997-11-04 Virtual Computer Corporation FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in response to those instructions
JP2746502B2 (ja) * 1992-08-20 1998-05-06 三菱電機株式会社 半導体集積回路装置の製造装置及び製造方法並びに電子回路装置
US5432388A (en) * 1992-08-27 1995-07-11 At&T Global Information Solutions Company Repeatedly programmable logic array using dynamic access memory
US5425036A (en) * 1992-09-18 1995-06-13 Quickturn Design Systems, Inc. Method and apparatus for debugging reconfigurable emulation systems
US5465106A (en) * 1992-09-25 1995-11-07 Hughes Aircraft Company Generic driver interface card
GB9223226D0 (en) 1992-11-05 1992-12-16 Algotronix Ltd Improved configurable cellular array (cal ii)
JP3922653B2 (ja) * 1993-03-17 2007-05-30 ゲイトフィールド・コーポレイション ランダムアクセスメモリ（ｒａｍ）ベースのコンフィギュラブルアレイ
CH688425A5 (fr) * 1993-05-24 1997-09-15 Suisse Electronique Microtech Circuit électronique organisé en réseau matriciel de cellules.
GB9312674D0 (en) 1993-06-18 1993-08-04 Pilkington Micro Electronics Configurabel logic array
IL109921A (en) * 1993-06-24 1997-09-30 Quickturn Design Systems Method and apparatus for configuring memory circuits
US6462578B2 (en) 1993-08-03 2002-10-08 Btr, Inc. Architecture and interconnect scheme for programmable logic circuits
US6051991A (en) * 1993-08-03 2000-04-18 Btr, Inc. Architecture and interconnect scheme for programmable logic circuits
US5457410A (en) * 1993-08-03 1995-10-10 Btr, Inc. Architecture and interconnect scheme for programmable logic circuits
US5680583A (en) * 1994-02-16 1997-10-21 Arkos Design, Inc. Method and apparatus for a trace buffer in an emulation system
US6294928B1 (en) 1996-04-05 2001-09-25 Altera Corporation Programmable logic device with highly routable interconnect
US5465055A (en) * 1994-10-19 1995-11-07 Crosspoint Solutions, Inc. RAM-logic tile for field programmable gate arrays
US5629636A (en) * 1994-10-19 1997-05-13 Crosspoint Solutions, Inc. Ram-logic tile for field programmable gate arrays
WO1996035261A1 (en) 1995-05-03 1996-11-07 Btr, Inc. Scalable multiple level interconnect architecture
US5850564A (en) * 1995-05-03 1998-12-15 Btr, Inc, Scalable multiple level tab oriented interconnect architecture
US5649176A (en) * 1995-08-10 1997-07-15 Virtual Machine Works, Inc. Transition analysis and circuit resynthesis method and device for digital circuit modeling
US5777489A (en) 1995-10-13 1998-07-07 Mentor Graphics Corporation Field programmable gate array with integrated debugging facilities
US5894565A (en) * 1996-05-20 1999-04-13 Atmel Corporation Field programmable gate array with distributed RAM and increased cell utilization
US6624658B2 (en) 1999-02-04 2003-09-23 Advantage Logic, Inc. Method and apparatus for universal program controlled bus architecture
US6034547A (en) * 1996-09-04 2000-03-07 Advantage Logic, Inc. Method and apparatus for universal program controlled bus
US5760605A (en) * 1996-09-30 1998-06-02 Advanced Micro Devices, Inc. Programmable high speed routing switch
US5841967A (en) 1996-10-17 1998-11-24 Quickturn Design Systems, Inc. Method and apparatus for design verification using emulation and simulation
EP0863515B1 (en) * 1997-03-05 2004-05-26 STMicroelectronics S.r.l. Connection matrix for a semiconductor integrated microcontroller
US6134516A (en) * 1997-05-02 2000-10-17 Axis Systems, Inc. Simulation server system and method
US6321366B1 (en) 1997-05-02 2001-11-20 Axis Systems, Inc. Timing-insensitive glitch-free logic system and method
US6389379B1 (en) 1997-05-02 2002-05-14 Axis Systems, Inc. Converification system and method
US6421251B1 (en) 1997-05-02 2002-07-16 Axis Systems Inc Array board interconnect system and method
US6009256A (en) * 1997-05-02 1999-12-28 Axis Systems, Inc. Simulation/emulation system and method
US6026230A (en) * 1997-05-02 2000-02-15 Axis Systems, Inc. Memory simulation system and method
US5960191A (en) 1997-05-30 1999-09-28 Quickturn Design Systems, Inc. Emulation system with time-multiplexed interconnect
US5970240A (en) * 1997-06-25 1999-10-19 Quickturn Design Systems, Inc. Method and apparatus for configurable memory emulation
US6145020A (en) * 1998-05-14 2000-11-07 Advanced Technology Materials, Inc. Microcontroller incorporating an enhanced peripheral controller for automatic updating the configuration date of multiple peripherals by using a ferroelectric memory array
US6604230B1 (en) 1999-02-09 2003-08-05 The Governing Counsel Of The University Of Toronto Multi-logic device systems having partial crossbar and direct interconnection architectures
US6449628B1 (en) 1999-05-07 2002-09-10 Morphics Technology, Inc. Apparatus and method for programmable datapath arithmetic arrays
US6686767B1 (en) 1999-05-07 2004-02-03 Morphics Technology Inc. Apparatus and method for controlling a three-state bus
US6404227B1 (en) 1999-05-07 2002-06-11 Morphics Technology, Inc. Apparatus and method for interleaving a signal carry chain in an integrated circuit
AU5127600A (en) 1999-05-07 2000-11-21 Morphics Technology, Inc. Heterogeneous programmable gate array
ATE300121T1 (de) 1999-05-07 2005-08-15 Infineon Technologies Ag Vorrichtung und verfahren zur dynamischen definition von teilfeldern innerhalb eines programmierbaren gatterfeldes
US7073069B1 (en) * 1999-05-07 2006-07-04 Infineon Technologies Ag Apparatus and method for a programmable security processor
DE19946752A1 (de) * 1999-09-29 2001-04-12 Infineon Technologies Ag Rekonfigurierbares Gate-Array
US6320412B1 (en) 1999-12-20 2001-11-20 Btr, Inc. C/O Corporate Trust Co. Architecture and interconnect for programmable logic circuits
DE10049629C1 (de) * 2000-10-05 2002-08-01 Hagen Sankowski Programmierbare Schaltungsanordnung
US6563730B1 (en) * 2002-04-09 2003-05-13 National Semiconductor Corporation Low power static RAM architecture
US6711051B1 (en) 2002-09-05 2004-03-23 National Semiconductor Corporation Static RAM architecture with bit line partitioning
US6943580B2 (en) * 2003-02-10 2005-09-13 Altera Corporation Fracturable lookup table and logic element
US7255437B2 (en) * 2003-10-09 2007-08-14 Howell Thomas A Eyeglasses with activity monitoring
US7770144B2 (en) * 2003-05-28 2010-08-03 Eric Dellinger Modular array defined by standard cell logic
JP2005159111A (ja) * 2003-11-27 2005-06-16 Matsushita Electric Ind Co Ltd マルチチップ型半導体装置
US7500034B2 (en) * 2003-12-10 2009-03-03 Hewlett-Packard Development Company, L.P. Multiple integrated circuit control
US7106103B2 (en) * 2003-12-10 2006-09-12 Hewlett-Packard Development Company, L.P. Selectable integrated circuit interface
US6975139B2 (en) 2004-03-30 2005-12-13 Advantage Logic, Inc. Scalable non-blocking switching network for programmable logic
US7460529B2 (en) * 2004-07-29 2008-12-02 Advantage Logic, Inc. Interconnection fabric using switching networks in hierarchy
US8169233B2 (en) 2009-06-09 2012-05-01 Google Inc. Programming of DIMM termination resistance values
US8111566B1 (en) 2007-11-16 2012-02-07 Google, Inc. Optimal channel design for memory devices for providing a high-speed memory interface
US7580312B2 (en) 2006-07-31 2009-08-25 Metaram, Inc. Power saving system and method for use with a plurality of memory circuits
US8244971B2 (en) 2006-07-31 2012-08-14 Google Inc. Memory circuit system and method
US9507739B2 (en) 2005-06-24 2016-11-29 Google Inc. Configurable memory circuit system and method
US8060774B2 (en) 2005-06-24 2011-11-15 Google Inc. Memory systems and memory modules
US7386656B2 (en) 2006-07-31 2008-06-10 Metaram, Inc. Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit
US8397013B1 (en) 2006-10-05 2013-03-12 Google Inc. Hybrid memory module
US10013371B2 (en) 2005-06-24 2018-07-03 Google Llc Configurable memory circuit system and method
US8077535B2 (en) 2006-07-31 2011-12-13 Google Inc. Memory refresh apparatus and method
US8359187B2 (en) 2005-06-24 2013-01-22 Google Inc. Simulating a different number of memory circuit devices
US20080028136A1 (en) 2006-07-31 2008-01-31 Schakel Keith R Method and apparatus for refresh management of memory modules
US8796830B1 (en) 2006-09-01 2014-08-05 Google Inc. Stackable low-profile lead frame package
US8335894B1 (en) 2008-07-25 2012-12-18 Google Inc. Configurable memory system with interface circuit
US7590796B2 (en) 2006-07-31 2009-09-15 Metaram, Inc. System and method for power management in memory systems
US9542352B2 (en) 2006-02-09 2017-01-10 Google Inc. System and method for reducing command scheduling constraints of memory circuits
US8089795B2 (en) 2006-02-09 2012-01-03 Google Inc. Memory module with memory stack and interface with enhanced capabilities
US20080082763A1 (en) 2006-10-02 2008-04-03 Metaram, Inc. Apparatus and method for power management of memory circuits by a system or component thereof
US8438328B2 (en) 2008-02-21 2013-05-07 Google Inc. Emulation of abstracted DIMMs using abstracted DRAMs
US8090897B2 (en) 2006-07-31 2012-01-03 Google Inc. System and method for simulating an aspect of a memory circuit
US8327104B2 (en) 2006-07-31 2012-12-04 Google Inc. Adjusting the timing of signals associated with a memory system
US7392338B2 (en) 2006-07-31 2008-06-24 Metaram, Inc. Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits
KR101377305B1 (ko) 2005-06-24 2014-03-25 구글 인코포레이티드 집적 메모리 코어 및 메모리 인터페이스 회로
US8130560B1 (en) 2006-11-13 2012-03-06 Google Inc. Multi-rank partial width memory modules
US9171585B2 (en) 2005-06-24 2015-10-27 Google Inc. Configurable memory circuit system and method
US8055833B2 (en) 2006-10-05 2011-11-08 Google Inc. System and method for increasing capacity, performance, and flexibility of flash storage
US8081474B1 (en) 2007-12-18 2011-12-20 Google Inc. Embossed heat spreader
US8041881B2 (en) 2006-07-31 2011-10-18 Google Inc. Memory device with emulated characteristics
US8386722B1 (en) 2008-06-23 2013-02-26 Google Inc. Stacked DIMM memory interface
US7609567B2 (en) 2005-06-24 2009-10-27 Metaram, Inc. System and method for simulating an aspect of a memory circuit
GB2444663B (en) 2005-09-02 2011-12-07 Metaram Inc Methods and apparatus of stacking drams
US7423453B1 (en) 2006-01-20 2008-09-09 Advantage Logic, Inc. Efficient integrated circuit layout scheme to implement a scalable switching network used in interconnection fabric
US9632929B2 (en) 2006-02-09 2017-04-25 Google Inc. Translating an address associated with a command communicated between a system and memory circuits
US7724589B2 (en) 2006-07-31 2010-05-25 Google Inc. System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits
US8209479B2 (en) 2007-07-18 2012-06-26 Google Inc. Memory circuit system and method
US8080874B1 (en) 2007-09-14 2011-12-20 Google Inc. Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween
US7999570B2 (en) 2009-06-24 2011-08-16 Advantage Logic, Inc. Enhanced permutable switching network with multicasting signals for interconnection fabric
KR101796116B1 (ko) 2010-10-20 2017-11-10 삼성전자 주식회사 반도체 장치, 이를 포함하는 메모리 모듈, 메모리 시스템 및 그 동작방법
US8959010B1 (en) 2011-12-08 2015-02-17 Cadence Design Systems, Inc. Emulation system with improved reliability of interconnect and a method for programming such interconnect
US8743735B1 (en) 2012-01-18 2014-06-03 Cadence Design Systems, Inc. Emulation system for verifying a network device
CN104579277A (zh) * 2014-12-31 2015-04-29 西南技术物理研究所 单板多路高压功率可控硅触发电路
JP6781089B2 (ja) 2017-03-28 2020-11-04 日立オートモティブシステムズ株式会社 電子制御装置、電子制御システム、電子制御装置の制御方法

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3573488A (en) * 1967-09-05 1971-04-06 Rca Corp Electrical system and lsi standard cells
US3936812A (en) * 1974-12-30 1976-02-03 Ibm Corporation Segmented parallel rail paths for input/output signals
US4161662A (en) * 1976-01-22 1979-07-17 Motorola, Inc. Standardized digital logic chip
US4207556A (en) * 1976-12-14 1980-06-10 Nippon Telegraph And Telephone Public Corporation Programmable logic array arrangement
US4307379A (en) * 1977-11-10 1981-12-22 Raytheon Company Integrated circuit component
JPS5484446A (en) * 1977-12-17 1979-07-05 Cho Lsi Gijutsu Kenkyu Kumiai Semiconductor logic circuit
GB2089160B (en) * 1980-12-05 1985-04-17 Rca Corp Programmable logic gates and networks
JPS57129536A (en) * 1981-02-04 1982-08-11 Nippon Telegr & Teleph Corp <Ntt> Variable logic device
US4458163A (en) * 1981-07-20 1984-07-03 Texas Instruments Incorporated Programmable architecture logic
US4422072A (en) * 1981-07-30 1983-12-20 Signetics Corporation Field programmable logic array circuit
JPH077825B2 (ja) * 1981-08-13 1995-01-30 富士通株式会社 ゲートアレイの製造方法
JPS5835963A (ja) * 1981-08-28 1983-03-02 Fujitsu Ltd 集積回路装置
US4583193A (en) * 1982-02-22 1986-04-15 International Business Machines Corp. Integrated circuit mechanism for coupling multiple programmable logic arrays to a common bus
JPS593950A (ja) * 1982-06-30 1984-01-10 Fujitsu Ltd ゲ−トアレイチツプ
JPS59181724A (ja) * 1983-03-31 1984-10-16 Fujitsu Ltd ゲ−トアレイｌｓｉ装置
US4551814A (en) * 1983-12-12 1985-11-05 Aerojet-General Corporation Functionally redundant logic network architectures
US4554640A (en) * 1984-01-30 1985-11-19 Monolithic Memories, Inc. Programmable array logic circuit with shared product terms
US4713792A (en) * 1985-06-06 1987-12-15 Altera Corporation Programmable macrocell using eprom or eeprom transistors for architecture control in programmable logic circuits
JPS614242A (ja) * 1984-06-19 1986-01-10 Seiko Epson Corp 半導体集積回路装置
DE3430168A1 (de) * 1984-08-16 1986-02-27 Siemens AG, 1000 Berlin und 8000 München Verfahren zum testen und konfigurieren von systemen in integrierten schaltungen und anordnung zur durchfuehrung des verfahrens
US4642487A (en) * 1984-09-26 1987-02-10 Xilinx, Inc. Special interconnect for configurable logic array
US4706216A (en) * 1985-02-27 1987-11-10 Xilinx, Inc. Configurable logic element
US4684830A (en) * 1985-03-22 1987-08-04 Monolithic Memories, Inc. Output circuit for a programmable logic array
EP0204034B1 (en) * 1985-04-17 1994-11-09 Xilinx, Inc. Configurable logic array
US4691161A (en) * 1985-06-13 1987-09-01 Raytheon Company Configurable logic gate array
US4700187A (en) * 1985-12-02 1987-10-13 Concurrent Logic, Inc. Programmable, asynchronous logic cell and array

Also Published As

Publication number Publication date
ATE99473T1 (de) 1994-01-15
GB2180382A (en) 1987-03-25
KR870003572A (ko) 1987-04-18
US4935734A (en) 1990-06-19
EP0219221A2 (en) 1987-04-22
CA1269726A (en) 1990-05-29
JP2565497B2 (ja) 1996-12-18
FR2593982A1 (fr) 1987-08-07
AU6253086A (en) 1987-03-12
JPS62115844A (ja) 1987-05-27
FR2587158B1 (fr) 1989-09-08
BR8604408A (pt) 1987-05-12
EP0219221B1 (en) 1993-12-29
GB2180382B (en) 1989-11-22
CN1009515B (zh) 1990-09-05
AU593281B2 (en) 1990-02-08
GB8621818D0 (en) 1986-10-15
DE3630835C2 (de) 1995-03-16
FR2587158A1 (fr) 1987-03-13
KR950015009B1 (ko) 1995-12-21
EP0219221A3 (en) 1989-01-25
CN86106824A (zh) 1987-06-03
DE3630835A1 (de) 1987-04-09

Similar Documents

Publication Publication Date Title
ES2002307A6 (es) Un circuito integrado semiconductor configurable
JPH06169252A (ja) プログラム可能な論理回路装置
GB1485249A (en) Semiconductor integrated circuit
EP0320111A3 (en) Multiple output field effect transistor logic
JPH01117520A (ja) レベル変換回路
EP0157591A3 (en) Full adder circuit using differential transistor pairs
DE3677752D1 (de) In integrierter technik hergestellter baustein zur erstellung integrierter schaltungen.
EP0182631A3 (en) Semiconductor reading device
GB1483169A (en) Inverters
KR970060218A (ko) 단일의 전하 인출 트랜지스터를 갖는 논리 회로 및 이를 사용한 반도체 집적 회로
EP0657934A4 (en) INTEGRATED SEMICONDUCTOR CIRCUIT.
DE3774474D1 (de) Schaltungsanordnung zur ansteuerung eines ic-bausteins mit digitalsignalen.
KR940018965A (ko) Cmos 집적회로장치 및 그것을 사용한 데이터 처리시스템
GB1291184A (en) Logic interconnection including a field effect transistor
EP0302764B1 (en) Circuit for comparing magnitudes of binary signals
GB1278073A (en) Integrated circuits
GB1262143A (en) Logic circuits
GB1330515A (en) Connection between integrated circuit devices or the like
JPS6432647A (en) Semiconductor integrated circuit device
US4743781A (en) Dotting circuit with inhibit function
GB1135059A (en) Method of making semiconductor devices
KR870003623A (ko) 슈미트 회로
JPS6385852A (ja) バス回路
KR0155322B1 (ko) 인버터 기능을 갖는 프로그램이 가능한 양방향성 버퍼
KR910005612B1 (ko) 고집적 바이 씨 모스 논리회로

Legal Events

Date Code Title Description
SA6 Expiration date (snapshot 920101)

Free format text: 2006-09-10