IT1225638B - Dispositivo logico integrato come una rete di maglie di memorie distribuite - Google Patents

Dispositivo logico integrato come una rete di maglie di memorie distribuite

Info

Publication number
IT1225638B
IT1225638B IT8883691A IT8369188A IT1225638B IT 1225638 B IT1225638 B IT 1225638B IT 8883691 A IT8883691 A IT 8883691A IT 8369188 A IT8369188 A IT 8369188A IT 1225638 B IT1225638 B IT 1225638B
Authority
IT
Italy
Prior art keywords
network
logic device
device integrated
distributed memory
memory links
Prior art date
Application number
IT8883691A
Other languages
English (en)
Other versions
IT8883691A0 (it
Inventor
Mirella Benedetti
Antonio Chiriatti
Vincenzo Daniele
Biagio Giacalone
Original Assignee
Sgs Thomson Microelectronics
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sgs Thomson Microelectronics filed Critical Sgs Thomson Microelectronics
Priority to IT8883691A priority Critical patent/IT1225638B/it
Publication of IT8883691A0 publication Critical patent/IT8883691A0/it
Priority to EP89830569A priority patent/EP0376905B1/en
Priority to DE68923541T priority patent/DE68923541T2/de
Priority to US07/456,782 priority patent/US4992680A/en
Priority to JP1345077A priority patent/JPH02226813A/ja
Application granted granted Critical
Publication of IT1225638B publication Critical patent/IT1225638B/it

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1735—Controllable logic circuits by wiring, e.g. uncommitted logic arrays
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
    • H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
    • H03K23/54—Ring counters, i.e. feedback shift register counters
    • H03K23/542—Ring counters, i.e. feedback shift register counters with crossed-couplings, i.e. Johnson counters
IT8883691A 1988-12-28 1988-12-28 Dispositivo logico integrato come una rete di maglie di memorie distribuite IT1225638B (it)

Priority Applications (5)

Application Number Priority Date Filing Date Title
IT8883691A IT1225638B (it) 1988-12-28 1988-12-28 Dispositivo logico integrato come una rete di maglie di memorie distribuite
EP89830569A EP0376905B1 (en) 1988-12-28 1989-12-22 Programmable logic device having a plurality of programmable logic arrays arranged in a mosaic layout together with a plurality of interminglingly arranged interfacing blocks
DE68923541T DE68923541T2 (de) 1988-12-28 1989-12-22 Programmierbare Logikeinrichtung mit einer Vielzahl von programmierbaren Logikarrays, die sich in mosaikförmiger Anordnung zusammen mit einer Vielzahl von vermischt angeordneten Interface-Blöcken befinden.
US07/456,782 US4992680A (en) 1988-12-28 1989-12-27 Programmable logic device having a plurality of programmable logic arrays arranged in a mosaic layout together with a plurality of interminglingly arranged interfacing blocks
JP1345077A JPH02226813A (ja) 1988-12-28 1989-12-28 複数の混合配置されたインターフェイスブロックと共にモザイクレイアウトに配置された複数のプログラム出来る論理アレイを有するプログラム出来る論理デバイス

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT8883691A IT1225638B (it) 1988-12-28 1988-12-28 Dispositivo logico integrato come una rete di maglie di memorie distribuite

Publications (2)

Publication Number Publication Date
IT8883691A0 IT8883691A0 (it) 1988-12-28
IT1225638B true IT1225638B (it) 1990-11-22

Family

ID=11323819

Family Applications (1)

Application Number Title Priority Date Filing Date
IT8883691A IT1225638B (it) 1988-12-28 1988-12-28 Dispositivo logico integrato come una rete di maglie di memorie distribuite

Country Status (5)

Country Link
US (1) US4992680A (it)
EP (1) EP0376905B1 (it)
JP (1) JPH02226813A (it)
DE (1) DE68923541T2 (it)
IT (1) IT1225638B (it)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5367208A (en) 1986-09-19 1994-11-22 Actel Corporation Reconfigurable programmable interconnect architecture
US5511211A (en) * 1988-08-31 1996-04-23 Hitachi, Ltd. Method for flexibly developing a data processing system comprising rewriting instructions in non-volatile memory elements after function check indicates failure of required functions
US5198705A (en) * 1990-05-11 1993-03-30 Actel Corporation Logic module with configurable combinational and sequential blocks
US5073729A (en) * 1990-06-22 1991-12-17 Actel Corporation Segmented routing architecture
US5191241A (en) * 1990-08-01 1993-03-02 Actel Corporation Programmable interconnect architecture
US5144166A (en) * 1990-11-02 1992-09-01 Concurrent Logic, Inc. Programmable logic cell and array
US5079451A (en) * 1990-12-13 1992-01-07 Atmel Corporation Programmable logic device with global and local product terms
US5204556A (en) * 1991-05-06 1993-04-20 Lattice Semiconductor Corporation Programmable interconnect structure for logic blocks
JPH05252025A (ja) * 1991-10-28 1993-09-28 Texas Instr Inc <Ti> 論理モジュールおよび集積回路
US5412261A (en) * 1992-04-14 1995-05-02 Aptix Corporation Two-stage programmable interconnect architecture
US5369772A (en) * 1992-05-21 1994-11-29 Compaq Computer Corporation Method of maximizing data pin usage utilizing post-buffer feedback
GB9223226D0 (en) 1992-11-05 1992-12-16 Algotronix Ltd Improved configurable cellular array (cal ii)
DE69427758T2 (de) * 1993-05-28 2001-10-31 Univ California Feldprogrammierbare logische vorrichtung mit dynamischer verbindungsanordnung an einen dynamischen logischen kern
US5457410A (en) 1993-08-03 1995-10-10 Btr, Inc. Architecture and interconnect scheme for programmable logic circuits
US6462578B2 (en) 1993-08-03 2002-10-08 Btr, Inc. Architecture and interconnect scheme for programmable logic circuits
US6051991A (en) * 1993-08-03 2000-04-18 Btr, Inc. Architecture and interconnect scheme for programmable logic circuits
US5850564A (en) * 1995-05-03 1998-12-15 Btr, Inc, Scalable multiple level tab oriented interconnect architecture
CN1117432C (zh) 1995-05-03 2003-08-06 Btr公司 可缩放的多层互联结构
US5684413A (en) * 1996-03-28 1997-11-04 Philips Electronics North America Corp. Condensed single block PLA plus PAL architecture
US6034547A (en) * 1996-09-04 2000-03-07 Advantage Logic, Inc. Method and apparatus for universal program controlled bus
US6624658B2 (en) * 1999-02-04 2003-09-23 Advantage Logic, Inc. Method and apparatus for universal program controlled bus architecture
US6005410A (en) * 1996-12-05 1999-12-21 International Business Machines Corporation Interconnect structure between heterogeneous core regions in a programmable array
US5959466A (en) * 1997-01-31 1999-09-28 Actel Corporation Field programmable gate array with mask programmed input and output buffers
US5936426A (en) * 1997-02-03 1999-08-10 Actel Corporation Logic function module for field programmable array
US6150837A (en) * 1997-02-28 2000-11-21 Actel Corporation Enhanced field programmable gate array
US6150836A (en) * 1997-06-13 2000-11-21 Malleable Technologies, Inc. Multilevel logic field programmable device
US6006321A (en) * 1997-06-13 1999-12-21 Malleable Technologies, Inc. Programmable logic datapath that may be used in a field programmable device
US6407576B1 (en) 1999-03-04 2002-06-18 Altera Corporation Interconnection and input/output resources for programmable logic integrated circuit devices
US6438569B1 (en) 1999-09-20 2002-08-20 Pmc-Sierra, Inc. Sums of production datapath
US6320412B1 (en) 1999-12-20 2001-11-20 Btr, Inc. C/O Corporate Trust Co. Architecture and interconnect for programmable logic circuits
US7255437B2 (en) * 2003-10-09 2007-08-14 Howell Thomas A Eyeglasses with activity monitoring
US6975139B2 (en) * 2004-03-30 2005-12-13 Advantage Logic, Inc. Scalable non-blocking switching network for programmable logic
US7460529B2 (en) * 2004-07-29 2008-12-02 Advantage Logic, Inc. Interconnection fabric using switching networks in hierarchy
US7423453B1 (en) 2006-01-20 2008-09-09 Advantage Logic, Inc. Efficient integrated circuit layout scheme to implement a scalable switching network used in interconnection fabric
US7999570B2 (en) * 2009-06-24 2011-08-16 Advantage Logic, Inc. Enhanced permutable switching network with multicasting signals for interconnection fabric
US9202166B2 (en) * 2012-11-09 2015-12-01 Colin James, III Method and system for kanban cell neuron network
ES2899005T3 (es) * 2016-04-07 2022-03-09 Nagravision Sa Dispositivo criptográfico flexible

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5766587A (en) * 1980-10-09 1982-04-22 Fujitsu Ltd Static semiconductor storage device
JPS59119925A (ja) * 1982-12-27 1984-07-11 Toshiba Corp 論理回路
DE3342354A1 (de) * 1983-04-14 1984-10-18 Control Data Corp., Minneapolis, Minn. Weich programmierbare logikanordnung
US4706216A (en) * 1985-02-27 1987-11-10 Xilinx, Inc. Configurable logic element
GB2180382B (en) * 1985-09-11 1989-11-22 Pilkington Micro Electronics Semi-conductor integrated circuits/systems
WO1987004879A1 (en) * 1986-02-07 1987-08-13 Silicon Communications Corporation Electrically erasable programmable logic array (eepla)
US4772811A (en) * 1986-07-04 1988-09-20 Ricoh Company, Ltd. Programmable logic device
US4910417A (en) * 1986-09-19 1990-03-20 Actel Corporation Universal logic module comprising multiplexers
JPS63151115A (ja) * 1986-12-15 1988-06-23 Canon Inc 論理回路装置
JPS63316921A (ja) * 1987-06-19 1988-12-26 Matsushita Electric Ind Co Ltd ディジタル装置の接続方法
JPH088304B2 (ja) * 1987-08-19 1996-01-29 富士通株式会社 半導体集積回路装置及びその設計方法
US4912345A (en) * 1988-12-29 1990-03-27 Sgs-Thomson Microelectronics, Inc. Programmable summing functions for programmable logic devices
JP2666681B2 (ja) * 1993-06-11 1997-10-22 日本電気株式会社 半導体装置の製造方法

Also Published As

Publication number Publication date
EP0376905B1 (en) 1995-07-19
DE68923541D1 (de) 1995-08-24
EP0376905A3 (en) 1992-05-27
JPH02226813A (ja) 1990-09-10
EP0376905A2 (en) 1990-07-04
US4992680A (en) 1991-02-12
IT8883691A0 (it) 1988-12-28
DE68923541T2 (de) 1996-02-22

Similar Documents

Publication Publication Date Title
IT1225638B (it) Dispositivo logico integrato come una rete di maglie di memorie distribuite
KR890012387A (ko) 반도체 기억장치
DE69028617T2 (de) Halbleiterspeicher benutzendes neuronales Netzwerk
DE68929225D1 (de) Nichtflüchtiger Halbleiterspeicher
DE69031276T2 (de) Halbleiterspeicheranordnung
KR900012278A (ko) 반도체 기억장치
KR900015160A (ko) 반도체 기억장치
DE69215707D1 (de) Halbleiter-Speicherzelle
KR900011154A (ko) 논리레벨 변환회로
KR890016569A (ko) 반도체 기억장치
DE68928959T2 (de) Logik-Schaltungsanordnungen
KR900008676A (ko) 불휘발성 반도체메모리
DE68918193T2 (de) Halbleiterspeicher.
KR900008521A (ko) 반도체 기억장치
KR900006986A (ko) 반도체메모리
IT1236465B (it) Cassetta di collegamento alla rete.
DE68923899T2 (de) Halbleiterspeicher.
DE69025284T2 (de) Halbleiterspeicher dynamischen Typs
DE69119287T2 (de) Halbleiterspeicher
DE69119920D1 (de) Halbleiterspeicher
DE69029714T2 (de) Halbleiterspeicher
DE3855180D1 (de) Programmierbarer Halbleiterspeicher
KR900012338A (ko) 불휘발성 반도체 기억장치
DE69033746T2 (de) Halbleiterspeicher
BR8703295A (pt) Matriz logica com geracao de saida de elemento programavel

Legal Events

Date Code Title Description
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19961227