EP1381080A2 - Panneau avec des composants enterrés et méthode de fabrication associée - Google Patents

Panneau avec des composants enterrés et méthode de fabrication associée Download PDF

Info

Publication number
EP1381080A2
EP1381080A2 EP03015264A EP03015264A EP1381080A2 EP 1381080 A2 EP1381080 A2 EP 1381080A2 EP 03015264 A EP03015264 A EP 03015264A EP 03015264 A EP03015264 A EP 03015264A EP 1381080 A2 EP1381080 A2 EP 1381080A2
Authority
EP
European Patent Office
Prior art keywords
electronic component
board
component
design data
insulating layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP03015264A
Other languages
German (de)
English (en)
Other versions
EP1381080A3 (fr
Inventor
Masatoshi Akagawa
Kazunari Sekigawa
Shinichi Wakabayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinko Electric Industries Co Ltd
Original Assignee
Shinko Electric Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinko Electric Industries Co Ltd filed Critical Shinko Electric Industries Co Ltd
Publication of EP1381080A2 publication Critical patent/EP1381080A2/fr
Publication of EP1381080A3 publication Critical patent/EP1381080A3/fr
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/2401—Structure
    • H01L2224/24011—Deposited, e.g. MCM-D type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/2401—Structure
    • H01L2224/2402—Laminated, e.g. MCM-L type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/24226—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the item being planar
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73267—Layer and HDI connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/76—Apparatus for connecting with build-up interconnects
    • H01L2224/7615—Means for depositing
    • H01L2224/76151—Means for direct writing
    • H01L2224/76155—Jetting means, e.g. ink jet
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H01L2224/82009—Pre-treatment of the connector or the bonding area
    • H01L2224/8203—Reshaping, e.g. forming vias
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H01L2224/821—Forming a build-up interconnect
    • H01L2224/82101—Forming a build-up interconnect by additive methods, e.g. direct writing
    • H01L2224/82102—Forming a build-up interconnect by additive methods, e.g. direct writing using jetting, e.g. ink jet
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92244—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01024—Chromium [Cr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01038—Strontium [Sr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01039—Yttrium [Y]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01056—Barium [Ba]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01073—Tantalum [Ta]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19042—Component type being an inductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30105—Capacitance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30107—Inductance
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49004—Electrical device making including measuring or testing of device or component part
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49126—Assembling bases
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49131—Assembling to base an electrical component, e.g., capacitor, etc. by utilizing optical sighting device
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49146—Assembling to base an electrical component, e.g., capacitor, etc. with encapsulating, e.g., potting, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/53—Means to assemble or disassemble
    • Y10T29/53039—Means to assemble or disassemble with control means energized in response to activator stimulated by condition sensor
    • Y10T29/53061—Responsive to work or work-related machine element
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/53—Means to assemble or disassemble
    • Y10T29/53087—Means to assemble or disassemble with signal, scale, illuminator, or optical viewer
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/53—Means to assemble or disassemble
    • Y10T29/5313—Means to assemble electrical device
    • Y10T29/53174—Means to fasten electrical component to wiring board, base, or substrate
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/53—Means to assemble or disassemble
    • Y10T29/5313—Means to assemble electrical device
    • Y10T29/532—Conductor

Definitions

  • the present invention relates to a component-embedded board fabrication method for fabricating a component-embedded board with electronic components embedded in a wiring board, and an apparatus using the same.
  • component-embedded boards various kinds of electronic components, such as IC chips, semiconductor devices, capacitors, resistors, etc., are embedded, or electronic components such as capacitors, resistors, inductors, etc. are fabricated in integral fashion in the board.
  • the multilayered structure can achieve a wiring board that is resistant to noise and stray capacitance and that can be used in high-frequency applications.
  • a wiring board is fabricated by exposing the board in a desired pattern based on wiring pattern design data, and by developing the desired pattern to print the pattern on it, followed by etching.
  • the electronic component when forming an electronic component in a certain layer, the electronic component must be formed by precisely positioning it with respect to the board; otherwise, the via and wiring formed in the subsequent exposure process would be displaced from the connecting terminal of the electronic component.
  • Figure 19 is a diagram illustrating the patterning and the resulting positional displacement in a prior art example using a photomask.
  • the mask position and the mask pattern are decided based on design data.
  • an angular displacement ⁇ and horizontal displacements ⁇ x and ⁇ y occur between the mask position and the position where the electronic component is formed.
  • Figure 20 is a diagram illustrating the positional relationship between the electronic component and a wiring line projected on the component-embedded board through the photomask.
  • the design position 101 of the connecting terminal of the electronic component that is, the position where the connecting terminal of the electronic component should normally be located, is indicated by a dashed line.
  • the displacement of the position of each electronic component formed on each individual board is detected relative to the design position of the electronic component before it is covered with an insulating layer.
  • design data to be used for processing the board after it is covered with the insulating layer is dynamically corrected using the thus detected displacement.
  • a wiring pattern and a via are formed using maskless exposure or inkjet technology.
  • Figure 1 is a flowchart (part 1) illustrating the component-embedded board fabrication method of the present invention.
  • the component-embedded board fabrication method of the present invention comprises: a first detection step S101 for detecting, before the board is covered with a first insulating layer, the actual position of a first electronic component formed on a surface of the board; a first holding step S102 for calculating a displacement between the design position of the first electronic component and the actual position of the first electronic component on the surface of the board, and for holding the displacement as first displacement data; and a first correction step S103 for correcting, based on the first displacement data, design data to be used for processing the board after the board is covered with the first insulating layer.
  • the first detection step S101 may be replaced by a step for capturing, before the board is covered with the first insulating layer, an image of the surface of the board on which the first electronic component is formed.
  • the first holding step calculates the displacement between the design position of the first electronic component and the actual position of the first electronic component detected from first image data obtained by imaging the surface of the board, and holds the displacement as the first displacement data.
  • Figure 2 is a flowchart (part 2) illustrating the component-embedded board fabrication method of the present invention.
  • the corrected design data obtained from step S103 is used in various processing steps, for example, a via formation step and a maskless exposure step, to be performed on the board after the board is covered with the insulating layer.
  • the component-embedded board fabrication method of the present invention may further comprise a first via formation step S104 for forming, based on the design data corrected in the first correction step S103, a via hole in the board covered with the first insulating layer, and a first maskless exposure step S105 for applying, based on the design data corrected in the first correction step S103, a maskless exposure to the board covered with the first insulating layer.
  • a multilayered component-embedded board can be fabricated by repeating the above process.
  • Figure 3 is a flowchart (part 3) illustrating the component-embedded board fabrication method of the present invention.
  • the corrected design data obtained from step S103 may be used when directly forming a wiring pattern by using inkjet technology.
  • the component-embedded board fabrication method of the present invention may further comprises a first via formation step S104 for forming, based on the design data corrected in the first correction step S103, a via hole in the board covered with the first insulating layer, and a first direct patterning step S106 for forming, based on the design data corrected in the first correction step S103, a wiring pattern by inkjetting onto the board covered with the first insulating layer.
  • a multilayered component-embedded board can be fabricated by repeating the above process.
  • Figure 4 is a system block diagram (part 1) illustrating the component-embedded board fabrication apparatus of the present invention.
  • the component-embedded board fabrication apparatus 1 of the present invention comprises: detecting unit 11 for detecting, before the board 21 is covered with an insulating layer 23, the actual position of an electronic component 22 formed on a surface of the board 21; holding unit 12 for calculating a displacement between the design position of the electronic component 22 and the actual position of the electronic component 22 on the surface of the board 21, and for holding the displacement as displacement data; and correcting unit 13 for correcting, based on the displacement data, design data to be used for processing the board 21 after the board 21 is covered with the insulating layer 23.
  • the detecting unit 11 may be replaced by imaging means for capturing, before the board 23 is covered with the insulating layer 23, an image of the surface of the board 21 on which the electronic component 22 is formed.
  • the holding unit 12 calculates the displacement between the design position of the electronic component 22 and the actual position of the electronic component 22 detected from image data obtained by imaging the surface of the board 21, and holds the displacement as the displacement data.
  • the component-embedded board fabrication apparatus 1 of the present invention further comprises via forming unit 14 for forming, based on the design data corrected by the correcting unit 13, a via hole 25 in the board covered with the insulating layer 23. After the via hole 25 is formed, a photoresist layer 24 for wiring pattern formation is formed.
  • the component-embedded board fabrication apparatus 1 of the present invention further comprises maskless exposure unit 15 for applying, based on the design data corrected by the correcting unit 13, a maskless exposure to the board covered with the insulating layer 23.
  • Figure 5 is a system block diagram (part 2) illustrating the component-embedded board fabrication apparatus of the present invention.
  • the component-embedded board fabrication apparatus 1 of the present invention may include, in place of the maskless exposure unit 15 shown in Figure 4, direct patterning unit 16 for forming, based on the design data corrected by the correcting unit 13, a wiring pattern by inkjetting on the board covered with the insulating layer 23.
  • the design data to be used in the subsequent processing of the board is corrected by taking the displacement into account, and the wiring pattern formation and the via formation using the maskless exposure or inkjet technology are performed based on the corrected design data; as a result, the component-embedded board can be fabricated easily, even if the electronic component is somewhat displaced in position, and the fabrication yield improves drastically compared with the prior art that uses a photomask.
  • the present invention can easily cope with a situation where, during the trial production of the component-embedded board, for example, an urgent change has to be made to the circuit configuration without changing the design drawing itself.
  • Figures 6a to 11b are diagrams for explaining the first embodiment of the component-embedded board fabrication method according to the present invention.
  • an electronic component 22-1 is formed by positioning it in accordance with design data on the surface of a board 21 which is not yet covered with an insulating layer.
  • the board used here is, for example, a glass epoxy board
  • the electronic component is, for example, a semiconductor device, a capacitor, a resistor, or the like.
  • the electronic component 22-1 is mounted and formed as a discrete component on the bare board surface, but a passive component (electronic component) such as an inductor, capacitor, or resistor may be formed by fabricating it in integral fashion using a thin-film process such as sputtering or vapor deposition. An example of this will be described later.
  • the actual position of the electronic component 22-1 on the surface of the board 21 is detected before the surface is covered with an insulating layer. Then, the displacement between the design position of the electronic component 22-1 and the actual position of the electronic component 22-1 formed on the surface of the board 21 is calculated and stored as displacement data. Such displacement data is calculated and stored for each individual electronic component on each individual board. The data structure of the displacement data will be described later.
  • an optical reading device such as a CCD camera (not shown) is used to detect the formed position of the electronic component 22-1.
  • an image of the surface of the board 21 on which the electronic component 22-1 is formed is captured by the optical reading device.
  • the connecting terminal position of the electronic component 22-1 relative to the reference point on the board 21 is read from the captured image data.
  • the displacement of the actual position of the electronic component 22-1 formed on the surface of the board 21 is calculated relative to the design position of the electronic component 22-1 that can be obtained from the design data.
  • the resulting data is stored as the displacement data in a storage device (not shown) within a component-embedded board fabrication apparatus.
  • the formed position of the electronic component is optically detected, but other methods may be used; for example, the position of the electronic component may be detected using ultrasound, X-rays, or other means.
  • a maximum value may be predetermined for the displacement data with which the dynamic correction described later can be performed, and provisions may be made to render the board defective if the displacement data exceeds the maximum value. This serves to further increase the fabrication yield, because seriously defective parts that cannot be remedied by the dynamic correction can be completely eliminated.
  • the insulating layer 23-1 is formed in such a manner as to cover the electronic component 22-1, thus burying the electronic component 22-1 in the insulating layer 23-1.
  • a resin such as epoxy, polyimide, or polyphenylene ether may be used to form the insulating layer.
  • the insulating layer 23-1 is formed by applying a coating of such resin material or by depositing a film of such resin material. If, in the process hereinafter described, a via hole is to be formed by exposure to light, a photosensitive insulating resin should be used.
  • a via hole 25 for forming a via is formed in the insulating layer 23-1, as shown in Figure 6d.
  • the via hole 25 is formed so as to expose the electrode portion 31 of the electronic component 22-1.
  • the electronic component 22-1 cannot be seen from above as it is already buried in the insulating layer 23-1.
  • the via hole was formed in accordance with the design data, without applying any corrections. Accordingly, in the prior art, when the formed position of the electronic component was displaced for some reason from its design position, if the via hole was formed without applying any corrections to the design data, there were cases where the electrode portion of the electronic component could not be exposed as desired.
  • the displacement data indicating the displacement between the design position of the electronic component 22-1 and the actual position of the electronic component 22-1 formed on the surface of the board 21 is calculated and stored in advance.
  • the position at which to form the via hole 25 is adjusted by dynamically correcting the design data necessary for the formation of the via hole 25 by using the displacement data. Accordingly, if the electronic component 22-1 is displaced from the position specified in the design data, the via hole 25 can be formed by taking the displacement into account, and the electrode portion of the electronic component can thus be exposed reliably.
  • a laser method or an exposure method is used to open the via hole 25.
  • the via hole is formed in the insulating layer by using a YAG laser or a CO 2 laser.
  • a photosensitive resin such as a photosensitive polyimide resin is used to form the insulating layer, which is exposed to light and developed to form the via hole.
  • a conductive layer 32 is formed over the surface of the insulating layer 23-1 and the inner wall surface of the via hole 25.
  • This conductive layer 32 acts as a feeder layer when applying electroplating in a subsequent process.
  • the conductive layer 32 is formed, for example, by electroless plating, sputtering, vapor deposition, or the like.
  • the conductive layer is formed using copper.
  • a chromium layer is formed by sputtering, on top which a copper layer is formed by sputtering to complete the formation of the conductive layer.
  • the chromium layer acts as an adhesion layer between the insulating layer and the copper layer.
  • the copper layer when used as a feeder layer, has the function of reducing electrical resistance.
  • a photoresist layer 33 for wiring pattern formation is formed as shown in Figure 7a.
  • the photoresist layer 33 is formed by applying a photoresist resin coating or by depositing a photoresist resin film.
  • a photoresist type layer is shown here, but a thermosetting resin layer may be used in place of the photoresist layer.
  • the photoresist layer 33 is exposed to light, as shown in Figure 7b.
  • maskless exposure direct exposure such as laser or electron beam exposure
  • the exposed pattern is a positive or negative pattern, depending on whether the photoresist layer 33 is of a positive type or a negative type.
  • the electronic component 22-1 is buried in the insulating layer 23-1 and cannot be seen from above.
  • the exposure was performed by forming a photomask in accordance with the design data, without applying any corrections. Accordingly, in the prior art, when the formed position of the electronic component was displaced for some reason from its design position, the connection or via could not be formed properly to match the position of the connecting terminal of the electronic component.
  • the displacement data indicating the displacement between the design position of the electronic component 22-1 and the actual position of the electronic component 22-1 formed on the surface of the board 21 is calculated and stored in advance.
  • the exposure position is adjusted by dynamically correcting the design data necessary in the maskless exposure by using the displacement data. Accordingly, if the electronic component 22-1 is formed displaced from the position specified in the design data, the connection and the via can be formed by taking the displacement into account. A specific example of the correction algorithm will be described later.
  • the photoresist layer 33 is developed, and the photoresist layer is removed from the wiring pattern forming portion 34 to expose the underlying conductive layer 32 in that portion.
  • a wiring conductor 35 is formed in the wiring pattern forming portion 34 by electroplating, as shown in Figure 7d. More specifically, electroplating is applied in such a manner as to fill the via hole 25. The electroplating is applied using the conductive layer 32 as the feeder layer. In this example, copper plating is applied by electroplating, but other plating material may be used.
  • the conductive layer is removed by etching everywhere except at the wiring conductor forming portion, to form the wiring pattern.
  • Figures 9a and 9b are diagrams illustrating the formation of a capacitor to be embedded in an insulating layer in accordance with the first embodiment of the component-embedded board fabrication method of the present invention.
  • a lower electrode 36 of the capacitor is formed simultaneously with the formation of a wiring pattern on the underlying insulating layer (or on the board if such an insulating layer is not formed yet).
  • This lower electrode 36 is formed by forming a portion of the wiring pattern as a wide planar portion.
  • a ferroelectric layer 37 of such material as strontium titanate, barium titanate, or tantalum oxide is formed by sputtering, and on top of that, an upper electrode 38 is formed by copper sputtering or plating. More specifically, the ferroelectric layer 37 and the upper electrode 38 are formed by forming a resist layer. This completes the integral fabrication of the capacitor 39.
  • a passive component such as an inductance, a capacitor or a resistance may be embedded in the insulating layer by fabricating it in integral fashion as described above, but the description given hereinafter deals with the case where a discrete electronic component is mounted.
  • a second electronic component 22-2 is formed is formed by positioning it in accordance with the design data on the surface of the insulating layer 23-1 in which the previously described electronic component is already embedded.
  • the actual position of the electronic component 22-2 formed on the surface of the insulating layer 23-1 is detected in the same manner as that described with reference to Figure 6b, before the surface is covered with a second insulating layer. Then, the displacement between the design position of the electronic component 22-2 and the actual position of the electronic component 22-2 formed on the surface of the insulating layer 23-1 is calculated and stored as displacement data.
  • the second insulating layer 23-2 is formed over the insulating layer 23-1 in such a manner as to cover the electronic component 22-2, thus burying the electronic component 22-2 in the insulating layer 23-2.
  • a via hole 25 for forming a via is formed in the insulating layer 23-2, as shown in Figure 10b.
  • the position at which to form the via hole 25 is adjusted by dynamically correcting the design data necessary for the formation of the via hole 25 by using the displacement data.
  • the formation of a conductive layer 32, the formation of a photoresist layer 33, maskless exposure, etching, and other processing steps are performed in the same manner as previously described, to complete the fabrication of a two-layered component-embedded board such as shown in Figure 11a.
  • Figure 11b is a cross-sectional view illustrating a three-layered component-embedded board.
  • a multilayered component-embedded board can be fabricated with high precision as described above.
  • a semi-additive method has been used as the wiring pattern forming method, but other forming methods may be used in the present invention; for example, a subtractive method or a full-additive method may be used.
  • the displacement data indicating the displacement between the design position of the electronic component 22-1 and the actual position of the electronic component 22-1 formed on the surface of the board 21 is calculated and stored in advance.
  • the design data necessary when performing the maskless exposure is dynamically corrected using the displacement data.
  • the wiring pattern is directly formed (patterned) by using inkjet technology, not the maskless exposure.
  • Design data necessary for the direct patterning is dynamically corrected using the displacement data in the same manner as previously described. That is, the wiring pattern formation using inkjet technology is performed by taking into account the displacement of the electronic component 22-1 from the design data. A specific example of the correction algorithm will be described later.
  • Inkjet technology is a technology that ejects liquid droplets through nozzles in which microscopic holes are opened.
  • inkjet technology is used for printers, but when applying inkjet technology directly for the formation of wiring patterns as in the present embodiment,the liquid droplets to be ejected from the nozzles should be formed from a liquid containing fine metal particles or from a metal oxide material.
  • inkjet printing There are two main types of inkjet printing: one is the piezoelectric type that utilizes a piezoelectric element which, when a voltage is applied, is caused to deform, causing a sudden increase in the liquid pressure in the ink chamber and thereby forcing a liquid droplet through the nozzle, and the other is the thermal type that forms a bubble in the liquid by a heater mounted on the head and thereby pushes out a liquid droplet. Either type can be used in the present invention.
  • the design data dynamically corrected as described in the first embodiment is converted into input data for use in an inkjet apparatus.
  • fine wiring lines for example, with line width of 10 ⁇ m or less can be formed by ejecting fine metal particles. This contributes to reducing the semiconductor package size.
  • a capacitor since various materials can be sprayed onto the board, devices having such functions as a capacitor, resistor, or inductor can be formed on the board as desired.
  • a liquid containing fine metal particles is used, and when forming a capacitor, a metal oxide material is formed by using inkjet technology; in this way, the material to be ejected should be selected according to the element to be formed.
  • the smaller the size of the material to be ejected is made the more stable can be made the amount of metal particles to be ejected by the inkjet apparatus; this serves to reduce variations in the resistance of the wiring lines formed.
  • Figures 12a to 13b are diagrams for explaining the second embodiment of the component-embedded board fabrication method according to the present invention.
  • an electronic component 22-1 is formed by positioning it in accordance with design data on the surface of a board 21 which is not yet covered with an insulating layer, or on the surface of an underlying insulating layer.
  • the electronic component to be formed here is, for example, a semiconductor device, a capacitor, a resistor, or the like.
  • the electronic component 22-1 is mounted and formed as a discrete component on the board surface but, alternatively, a device having a function as a capacitor, resistor, inductor, or the like may be formed in an integral fashion on the board by inkjetting the desired material onto the board.
  • the insulating layer can be formed by depositing an insulating resin film or by applying an insulating resin coating.
  • an optical reading device such as a CCD camera (not shown) is used to detect the formed position of the electronic component 22-1.
  • an image of the surface of the board 21 on which the electronic component 22-1 is formed is captured by the optical reading device.
  • the connecting terminal position of the electronic component 22-1 relative to the reference point on the board 21 is read from the captured image data.
  • the displacement of the actual position of the electronic component 22-1 formed on the surface of the board 21 is calculated relative to the design position of the electronic component 22-1 that can be obtained from the design data.
  • the resulting data is stored as the displacement data in a storage device (not shown) within the component-embedded board fabrication apparatus.
  • a via hole 25 for forming a via is formed in the insulating layer 23-1.
  • the insulating layer is formed in the same manner as in the foregoing first embodiment, after which the via hole is formed by laser machining.
  • an insulating resin may be applied by an inkjet apparatus in such a manner as to avoid the position where the via hole is to be formed. According to this method, the via hole can be formed simultaneously with the formation of the insulating layer.
  • an opening is formed, using, for example, a laser, in such a manner as to expose the electrode portion 31 of the electronic component 22-1, as shown in Figure 12c.
  • the displacement data indicating the displacement between the design position of the electronic component 22-1 and the actual position of the electronic component 22-1 formed on the surface of the board 21 is calculated and stored in advance, the position at which to form the via hole 25 is adjusted by dynamically correcting the design data necessary for the formation of the via hole 25 by using the displacement data. Accordingly, if the electronic component 22-1 is displaced from the position specified in the design data, the via hole 25 can be formed by taking the displacement into account, and the electrode portion of the electronic component can thus be exposed reliably.
  • a wiring pattern 35 including a portion that serves as a lower electrode 36 of the passive component is formed using the inkjet apparatus.
  • ferroelectric particles made of such material as strontium titanate, barium titanate, or tantalum oxide are applied by the inkjet apparatus to form a ferroelectric layer 37.
  • copper is applied by the inkjet apparatus to form an upper electrode 38. This completes the integral fabrication of the capacitor 39.
  • the wiring lines and passive components can be formed directly on the board by using inkjet technology, it becomes easier to fabricate necessary products when necessary in just necessary quantities.
  • the wiring can be formed without using lithography or etching steps, the time required to fabricate the circuit board can be drastically reduced. Further, as the specification of the circuit board can be changed easily, the time and cost required to modify the circuit board to be fabricated can also be reduced drastically. Moreover, the time required to fabricate passive components can be saved because portions of the passive components can be formed simultaneously with the formation of the wiring pattern. It is also easy to build a trial product upon completing the design work. Furthermore, any changes to the specification of the circuit board, for example, can be easily implemented without stopping the production line and without separately preparing passive components.
  • Figure 14 is a diagram for explaining the data base structure of the displacement data.
  • DDB is a data base in which the design data is stored
  • BDB is a data base in which the displacement data, i.e., information indicating the displacement from the design data, is stored.
  • Board identification data is data relating to board identification information that indicates the sequence number of the board.
  • Component identification data is data relating to electronic component identification information that indicates the kind of the electronic component, the position of the electronic component formed on the board, etc.
  • Terminal identification data is data that indicates the applicable terminal of the electronic component.
  • P, Q, ⁇ , ⁇ x, and ⁇ y are data relating to various geometrical information concerning the terminal of the electronic component.
  • P is a graphical object indicating the design position and shape of the terminal of the electronic component.
  • Q is a graphical object indicating the position and shape of the terminal of the actually formed electronic component that are detected by the detecting means.
  • ⁇ is data relating to the amount of angular displacement of the actually formed electronic component.
  • ⁇ x is data relating to the amount of displacement in x direction of the actually formed electronic component.
  • ⁇ y is data relating to the amount of displacement in y direction of the actually formed electronic component.
  • L denotes a graphical object of a connection line
  • ls denotes an end point of L at the non-terminal side of the electronic component
  • lt denotes an end point of L at the terminal side of the electronic component. That is, L is used as a connection line from the end point ls at the non-terminal side of the electronic component to the end point lt at the terminal side thereof.
  • i and j are integers.
  • Figure 15 is a diagram illustrating the positional relationships between the terminals and wiring lines of electronic components before corrections are applied
  • Figure 16 is a diagram illustrating the positional relationships shown in Figure 15 after corrections are applied.
  • the terminal positions of the electronic components as specified in the design data are indicated by P1, P2, P3, and P4, and the positions where the terminals of the electronic components are actually formed are indicated by Q1, Q2, Q3, and Q4.
  • the connection lines as specified in the design data are indicated by L1, L2, L3, and L4, the end points of the L's at the electronic component terminal side are indicated by lt1, lt2, lt3, and lt4, and the end points of the L's at the non-terminal side are indicated by ls1, ls2, ls3, and ls4.
  • the end point ls1 is connected by L1 to the end point lt1 located in the electronic component terminal position P1
  • the end point ls2 is connected by L2 to the end point lt2 located in the electronic component terminal position P2
  • the end point ls3 is connected by L3 to the end point lt3 located in the electronic component terminal position P3
  • the end point ls4 is connected by L4 to the end point lt4 located in the electronic component terminal position P4, in the exposure area EA, by maskless exposure.
  • the design position and the actual position of each electronic component terminal will have the following positional relationship with respect to the wiring line to be connected.
  • the design data is dynamically corrected by using the electronic component displacement data (that is, the displacement from the design data) calculated and stored in advance before the board is covered with an insulating layer, and the subsequent processing steps such as the wiring pattern formation and via formation using the maskless exposure or inkjet technology, are carried out using the corrected data.
  • the electronic component displacement data that is, the displacement from the design data
  • the correction algorithm is adapted to match the positional displacement condition of the electronic component.
  • the design data is corrected so as to move the end lt of the wiring line L to be connected to the terminal of the electronic component to the actual terminal position of the electronic component so that the wiring line can be connected to the terminal of the electronic component as specified in the design drawing.
  • end points lt1', lt2', and lt3' are created at the positions where the respective electronic components are actually formed.
  • a correction is made by creating a bending point to reroute the wiring line or by increasing or decreasing the line width. For example, as shown in Figure 16, while leaving the position of lt4 unchanged, a bending point lt4' is created and connected using lines L4 and L4'. In this case, the line width may be adjusted so as to keep the electrical length between ls4 and lt4 as close as possible to the design length.
  • the maskless exposure or the via formation process itself may be stopped, and provisions may be made to report the occurrence of the error to the production line manager, etc.
  • the present invention may also be applied to such a case where an urgent change is made to the circuit configuration, for example, during the trial production of the component-embedded board, without changing the design drawing itself.
  • the wiring when the wiring pattern is changed due to a circuit change in the component-embedded board, the wiring may be formed by incorporating the corresponding change.
  • the wiring may be formed by making a correction so as to eliminate the connection to that electronic component from the wiring pattern.
  • the wiring may be formed by making a correction so as to add pads for connection of the new electronic component.
  • Figures 17 and 18 are flowcharts illustrating in detail the flow of the design data correction process.
  • the design data dynamic correction described hereinafter is repeated for each exposure area EA on each individual board (S200 to S250).
  • the exposure area EA is determined in step S201.
  • This step includes mechanically moving the substrate mounting stage and the exposure head prior to the maskless exposure performed on the thus determined exposure area EA.
  • step S202 graphical objects representing the lines contained in the exposure area EA are extracted from the data base DDB in which the design data is stored.
  • the extracted result is designated as ⁇ L ⁇ .
  • step S203 graphical objects representing the terminals of the electronic components contained in the exposure area EA are extracted from the data base BDB in which the information indicating the displacement from the design data is stored.
  • the extracted result is designated as ⁇ P ⁇ .
  • step S204 graphical objects containing the displacements of the terminals of the electronic components contained in the exposure area EA are extracted from the data base BDB in which the information indicating the displacement from the design data is stored.
  • the extracted result is designated as ⁇ Q ⁇ .
  • step S301 for all P ⁇ ⁇ P ⁇ (S300 to S350), a search is made in step S301 for L that intersects with P.
  • the search result is designated as S(P).
  • step S302 a search is made for L that intersects with Q corresponding to P.
  • the search result is designated as U ⁇ Q ⁇ .
  • step S401 it is determined in step S401 whether L is contained in S(P). If L is not contained in S(P), this means that an intersection with a wiring line other than the wiring line to be connected to P has been detected; therefore, in step S402, the second correction algorithm explained with reference to Figures 15 and 16 is performed, after which the process proceeds to step S502 to be described later. Alternatively, the process itself may stop here.
  • step S502 the design data dynamically corrected as described above is converted into input data for the maskless exposure apparatus.
  • the design data is dynamically corrected as described above, and the thus corrected data is used in the maskless exposure.
  • the design data dynamically corrected as described above should be converted into input data for the inkjet apparatus.
  • the design data has been corrected by only considering the difference between the actually formed or mounted position of the electronic component and the forming or mounting position specified in the design data.
  • the design data may be dynamically corrected by taking into account the distortion caused in the board or the electronic component during fabrication. In this case, not only the formed or mounted position of the electronic component but the shape of the formed or mounted electronic component is also measured, and the design data is corrected in accordance with the obtained results.
  • the design data to be used in the subsequent processing of the board is corrected by taking the displacement into account, and the via formation, the maskless exposure, and the wiring pattern formation using inkjet technology are performed based on the corrected design data; as a result, the component-embedded board can be fabricated easily and stably, even if the electronic component is somewhat displaced in position.
  • the design data necessary for the maskless exposure, the via formation, and the wiring pattern formation using inkjet technology can be correctly dynamically for each individual board and for each individual electronic component and each terminal of the electronic component, optimum maskless exposure, optimum via formation, and optimum wiring pattern formation using inkjet technology can always be achieved.
  • the above processes can be performed with high precision. For example, in the case of a multilayered component-embedded board, if it is desired to place a decoupling capacitor in the layer directly above the power supply line from the standpoint of noise reduction, many benefits can be obtained by applying the present invention.
  • the fabrication yield drastically improves compared with the prior art example using a photomask, and the production cost can also be reduced because there is no need to produce a photomask.
  • the fabrication yield can be further increased because seriously defective parts that cannot be remedied by the dynamic correction can be completely eliminated.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Structure Of Printed Boards (AREA)
EP03015264A 2002-07-09 2003-07-07 Panneau avec des composants enterrés et méthode de fabrication associée Withdrawn EP1381080A3 (fr)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2002200055 2002-07-09
JP2002200055 2002-07-09
JP2002352440A JP4190269B2 (ja) 2002-07-09 2002-12-04 素子内蔵基板製造方法およびその装置
JP2002352440 2002-12-04

Publications (2)

Publication Number Publication Date
EP1381080A2 true EP1381080A2 (fr) 2004-01-14
EP1381080A3 EP1381080A3 (fr) 2005-08-03

Family

ID=29738466

Family Applications (1)

Application Number Title Priority Date Filing Date
EP03015264A Withdrawn EP1381080A3 (fr) 2002-07-09 2003-07-07 Panneau avec des composants enterrés et méthode de fabrication associée

Country Status (5)

Country Link
US (2) US7793412B2 (fr)
EP (1) EP1381080A3 (fr)
JP (1) JP4190269B2 (fr)
KR (1) KR101011684B1 (fr)
TW (1) TWI327449B (fr)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1622435A1 (fr) * 2004-07-28 2006-02-01 ATOTECH Deutschland GmbH Méthode de fabrication d'un dispositif par des techniques d'écriture directe
WO2006052955A2 (fr) * 2004-11-08 2006-05-18 Alien Technologies, Inc. Ensemble comprenant des dispositifs fonctionnels et procede de fabrication correspondant
WO2007098820A1 (fr) * 2006-03-02 2007-09-07 Siemens Aktiengesellschaft Procédé de fabrication et de mise en contact planaire d'un dispositif électronique et dispositif ainsi fabriqué
WO2007115238A2 (fr) * 2006-03-31 2007-10-11 Intel Corporation Modelisation a jet d'encre pour fabrication de condensateurs a film mince, condensateurs a film mince ainsi fabriques et systemes les comprenant
WO2008025832A1 (fr) * 2006-08-31 2008-03-06 Siemens Aktiengesellschaft Procédé et dispositif pour fabriquer un module électronique
US7967204B2 (en) 2004-11-08 2011-06-28 Alien Technology Corporation Assembly comprising a functional device and a resonator and method of making same
JP2013520826A (ja) * 2010-02-26 2013-06-06 マイクロニック マイデータ エービー パターンアライメントを行うための方法および装置

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4207917B2 (ja) * 2005-04-01 2009-01-14 セイコーエプソン株式会社 多層構造基板の製造方法
JP2006332094A (ja) 2005-05-23 2006-12-07 Seiko Epson Corp 電子基板の製造方法及び半導体装置の製造方法並びに電子機器の製造方法
US20070290196A1 (en) * 2005-07-08 2007-12-20 Samsung Sdi Co., Ltd. Organic light emitting display device and method for manufacturing the organic light emitting display device
US7877866B1 (en) 2005-10-26 2011-02-01 Second Sight Medical Products, Inc. Flexible circuit electrode array and method of manufacturing the same
JP2008021843A (ja) * 2006-07-13 2008-01-31 Seiko Epson Corp 配線基板の製造方法、多層配線基板の製造方法
KR100882261B1 (ko) 2007-07-25 2009-02-06 삼성전기주식회사 인쇄회로기판의 제조 방법 및 장치
KR101448110B1 (ko) * 2007-12-10 2014-10-08 삼성전자 주식회사 반도체 소자 내장형 인쇄회로기판의 제조 방법
US8904315B2 (en) * 2007-12-17 2014-12-02 Nokia Corporation Circuit arrangements and associated apparatus and methods
JP2009194543A (ja) * 2008-02-13 2009-08-27 Panasonic Corp 撮像装置およびその製造方法
JP2009246271A (ja) * 2008-03-31 2009-10-22 Tdk Corp 電子素子内蔵基板への配線方法および電子素子内蔵基板の製造方法
US9165841B2 (en) * 2008-09-19 2015-10-20 Intel Corporation System and process for fabricating semiconductor packages
US9164404B2 (en) 2008-09-19 2015-10-20 Intel Corporation System and process for fabricating semiconductor packages
JP2011035037A (ja) * 2009-07-30 2011-02-17 Sony Corp 回路基板の製造方法および回路基板
JP2011086880A (ja) * 2009-10-19 2011-04-28 Advantest Corp 電子部品実装装置および電子部品の実装方法
US9196509B2 (en) 2010-02-16 2015-11-24 Deca Technologies Inc Semiconductor device and method of adaptive patterning for panelized packaging
US8799845B2 (en) 2010-02-16 2014-08-05 Deca Technologies Inc. Adaptive patterning for panelized packaging
SG11201503242WA (en) * 2012-11-05 2015-05-28 Deca Technologies Inc Semiconductor device and method of adaptive patterning for panelized packaging
JP5412002B1 (ja) * 2013-09-12 2014-02-12 太陽誘電株式会社 部品内蔵基板
US9379041B2 (en) 2013-12-11 2016-06-28 Taiwan Semiconductor Manufacturing Company, Ltd. Fan out package structure
US9040316B1 (en) 2014-06-12 2015-05-26 Deca Technologies Inc. Semiconductor device and method of adaptive patterning for panelized packaging with dynamic via clipping
US10056304B2 (en) 2014-11-19 2018-08-21 Deca Technologies Inc Automated optical inspection of unit specific patterning
JP2017162895A (ja) * 2016-03-08 2017-09-14 株式会社ジェイデバイス 配線構造、プリント基板、半導体装置及び配線構造の製造方法
KR102513427B1 (ko) * 2016-04-26 2023-03-24 삼성전자주식회사 팬 아웃 패널 레벨 패키지 및 그의 제조 방법
US10714427B2 (en) * 2016-09-08 2020-07-14 Asml Netherlands B.V. Secure chips with serial numbers
US10157803B2 (en) 2016-09-19 2018-12-18 Deca Technologies Inc. Semiconductor device and method of unit specific progressive alignment
US10573601B2 (en) 2016-09-19 2020-02-25 Deca Technologies Inc. Semiconductor device and method of unit specific progressive alignment
KR102026163B1 (ko) * 2019-07-02 2019-09-27 김복문 반도체 패키지의 배선 보정방법
WO2023135946A1 (fr) * 2022-01-12 2023-07-20 富士フイルム株式会社 Dispositif de génération de données de motif, procédé de génération de données de motif, programme, dispositif d'évacuation de liquide et système de fabrication de carte de formation de motif fonctionnel

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0273703A2 (fr) 1986-12-29 1988-07-06 General Electric Company Procédé et système de lithographie adaptative
US5386623A (en) 1990-11-15 1995-02-07 Hitachi, Ltd. Process for manufacturing a multi-chip module
WO2000077854A1 (fr) 1999-06-15 2000-12-21 Gemplus Procede de fabrication de tout ou partie d'un dispositif electronique par jet de matiere

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5103557A (en) * 1988-05-16 1992-04-14 Leedy Glenn J Making and testing an integrated circuit using high density probe points
US5019997A (en) 1989-06-05 1991-05-28 General Electric Company Adaptive lithography accommodation of tolerances in chip positioning in high density interconnection structures
JP3091214B2 (ja) 1990-05-11 2000-09-25 株式会社日立製作所 マルチチップ・モジュールの製造方法
NL9400766A (nl) 1994-05-09 1995-12-01 Euratec Bv Werkwijze voor het inkapselen van een geintegreerde halfgeleiderschakeling.
KR0148733B1 (ko) 1995-04-27 1998-08-01 문정환 고체 촬상 소자용 패키지 및 그 제조방법
US5991699A (en) * 1995-05-04 1999-11-23 Kla Instruments Corporation Detecting groups of defects in semiconductor feature space
NL1003315C2 (nl) 1996-06-11 1997-12-17 Europ Semiconductor Assembly E Werkwijze voor het inkapselen van een geïntegreerde halfgeleiderschake- ling.
JP3687204B2 (ja) 1996-07-22 2005-08-24 松下電器産業株式会社 多層配線パターン形成方法
JPH11163499A (ja) 1997-11-28 1999-06-18 Nitto Boseki Co Ltd プリント配線板の製造方法及びこの製造方法によるプリント配線板
JP2000120678A (ja) 1998-10-16 2000-04-25 Koyo Seiko Co Ltd 直動形ガイド装置
JP2000323645A (ja) 1999-05-11 2000-11-24 Shinko Electric Ind Co Ltd 半導体装置及びその製造方法
US6165658A (en) * 1999-07-06 2000-12-26 Creo Ltd. Nonlinear image distortion correction in printed circuit board manufacturing
JP2001044601A (ja) 1999-07-30 2001-02-16 Brother Ind Ltd プリント基板の配線パターン形成装置
JP4471244B2 (ja) 1999-12-02 2010-06-02 イビデン株式会社 電子部品内蔵プリント基板の製造方法および、孔開け装置
JP3670917B2 (ja) * 1999-12-16 2005-07-13 新光電気工業株式会社 半導体装置及びその製造方法
JP4251421B2 (ja) * 2000-01-13 2009-04-08 新光電気工業株式会社 半導体装置の製造方法
JP4854846B2 (ja) 2000-02-25 2012-01-18 イビデン株式会社 多層プリント配線板の製造方法
KR100890534B1 (ko) * 2000-02-25 2009-03-27 이비덴 가부시키가이샤 다층프린트배선판 및 다층프린트배선판의 제조방법
US6379988B1 (en) 2000-05-16 2002-04-30 Sandia Corporation Pre-release plastic packaging of MEMS and IMEMS devices
US6407929B1 (en) * 2000-06-29 2002-06-18 Intel Corporation Electronic package having embedded capacitors and method of fabrication therefor
JP4413448B2 (ja) 2001-04-25 2010-02-10 古河電気工業株式会社 光モジュールへのフェルール固定方法及びフェルールの把持部材

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0273703A2 (fr) 1986-12-29 1988-07-06 General Electric Company Procédé et système de lithographie adaptative
US5386623A (en) 1990-11-15 1995-02-07 Hitachi, Ltd. Process for manufacturing a multi-chip module
WO2000077854A1 (fr) 1999-06-15 2000-12-21 Gemplus Procede de fabrication de tout ou partie d'un dispositif electronique par jet de matiere

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006010639A2 (fr) * 2004-07-28 2006-02-02 Atotech Deutschland Gmbh Procede de fabrication d'un ensemble circuit electronique
WO2006010639A3 (fr) * 2004-07-28 2006-10-26 Atotech Deutschland Gmbh Procede de fabrication d'un ensemble circuit electronique
EP1622435A1 (fr) * 2004-07-28 2006-02-01 ATOTECH Deutschland GmbH Méthode de fabrication d'un dispositif par des techniques d'écriture directe
US7967204B2 (en) 2004-11-08 2011-06-28 Alien Technology Corporation Assembly comprising a functional device and a resonator and method of making same
WO2006052955A2 (fr) * 2004-11-08 2006-05-18 Alien Technologies, Inc. Ensemble comprenant des dispositifs fonctionnels et procede de fabrication correspondant
WO2006052955A3 (fr) * 2004-11-08 2007-04-19 Alien Technologies Inc Ensemble comprenant des dispositifs fonctionnels et procede de fabrication correspondant
WO2007098820A1 (fr) * 2006-03-02 2007-09-07 Siemens Aktiengesellschaft Procédé de fabrication et de mise en contact planaire d'un dispositif électronique et dispositif ainsi fabriqué
US8642465B2 (en) 2006-03-02 2014-02-04 Siemens Aktiengesellschaft Method for manufacturing and making planar contact with an electronic apparatus, and correspondingly manufactured apparatus
WO2007115238A2 (fr) * 2006-03-31 2007-10-11 Intel Corporation Modelisation a jet d'encre pour fabrication de condensateurs a film mince, condensateurs a film mince ainsi fabriques et systemes les comprenant
US7416938B2 (en) 2006-03-31 2008-08-26 Intel Corporation Inkjet patterning for thin-film capacitor fabrication, thin-film capacitors fabricated thereby, and systems containing same
WO2007115238A3 (fr) * 2006-03-31 2007-12-13 Intel Corp Modelisation a jet d'encre pour fabrication de condensateurs a film mince, condensateurs a film mince ainsi fabriques et systemes les comprenant
WO2008025832A1 (fr) * 2006-08-31 2008-03-06 Siemens Aktiengesellschaft Procédé et dispositif pour fabriquer un module électronique
JP2013520826A (ja) * 2010-02-26 2013-06-06 マイクロニック マイデータ エービー パターンアライメントを行うための方法および装置
JP2013520825A (ja) * 2010-02-26 2013-06-06 マイクロニック マイデータ エービー パターンアライメントを行うための方法および装置
US9341962B2 (en) 2010-02-26 2016-05-17 Mycronic AB Method and apparatus for performing pattern alignment to die

Also Published As

Publication number Publication date
US7793412B2 (en) 2010-09-14
KR20040005659A (ko) 2004-01-16
JP4190269B2 (ja) 2008-12-03
US7707713B2 (en) 2010-05-04
KR101011684B1 (ko) 2011-01-31
EP1381080A3 (fr) 2005-08-03
JP2004096058A (ja) 2004-03-25
TW200403015A (en) 2004-02-16
US20080110021A1 (en) 2008-05-15
TWI327449B (en) 2010-07-11
US20040049912A1 (en) 2004-03-18

Similar Documents

Publication Publication Date Title
US7707713B2 (en) Component-embedded circuit board fabrication method
EP1367871B1 (fr) Systèmes pour former le câblage sur un panneau à câblage
US7351915B2 (en) Printed circuit board including embedded capacitor having high dielectric constant and method of fabricating same
US6872321B2 (en) Direct positive image photo-resist transfer of substrate design
US8609539B2 (en) Embedded semiconductor device substrate and production method thereof
US7520755B2 (en) Method of forming solder mask and wiring board with solder mask
US6896998B2 (en) Pattern forming method
US20050108874A1 (en) Method of manufacturing capacitor-embedded printed circuit board (PCB)
US7661191B2 (en) Multilayer substrate manufacturing method
EP2138021B1 (fr) Connexion électrique de composants
US8341833B2 (en) Method for manufacturing printed wiring board
US20030113669A1 (en) Method of fabricating passive device on printed circuit board
CN101291562A (zh) 电容器及其制造方法
CN111918480A (zh) 印刷电路板中电阻的制作方法及印刷电路板
US11706873B2 (en) Method for manufacturing multilayer wiring substrate
TWI535682B (zh) 承載裝置、包括該承載裝置之配置、及用於圖案化包括至少一個陶瓷層之層堆疊之方法
WO1997050121A1 (fr) Procede servant a transferer une configuration de conducteurs sur un substrat, masque utilise dans ce procede et substrat
JP3234418U (ja) コンポーネントキャリア構造の制限された非線形変形補償での位置合わせ
KR20060109064A (ko) 배선기판 및 배선기판 제조방법
JP2004296804A (ja) 多層回路配線板及びその製造方法
JP2009088012A (ja) プリント基板

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL LT LV MK

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL LT LV MK

17P Request for examination filed

Effective date: 20060124

AKX Designation fees paid

Designated state(s): DE FR

17Q First examination report despatched

Effective date: 20090608

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20160202