EP1264335A1 - Procede de formation de jonctions de tres faible profondeur par recuit laser et recuit thermique rapide - Google Patents
Procede de formation de jonctions de tres faible profondeur par recuit laser et recuit thermique rapideInfo
- Publication number
- EP1264335A1 EP1264335A1 EP01916675A EP01916675A EP1264335A1 EP 1264335 A1 EP1264335 A1 EP 1264335A1 EP 01916675 A EP01916675 A EP 01916675A EP 01916675 A EP01916675 A EP 01916675A EP 1264335 A1 EP1264335 A1 EP 1264335A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- wafer
- laser
- laser energy
- range
- irradiated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 238000000034 method Methods 0.000 title claims abstract description 61
- 238000004151 rapid thermal annealing Methods 0.000 title claims abstract description 23
- 238000005224 laser annealing Methods 0.000 title description 14
- 239000002019 doping agent Substances 0.000 claims abstract description 52
- 239000000463 material Substances 0.000 claims abstract description 49
- 239000004065 semiconductor Substances 0.000 claims abstract description 34
- 230000008018 melting Effects 0.000 claims abstract description 16
- 238000002844 melting Methods 0.000 claims abstract description 16
- 230000008439 repair process Effects 0.000 claims abstract description 11
- 238000012545 processing Methods 0.000 claims abstract description 10
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 21
- 229910052710 silicon Inorganic materials 0.000 claims description 21
- 239000010703 silicon Substances 0.000 claims description 21
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 14
- 229910052796 boron Inorganic materials 0.000 claims description 14
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 12
- 239000001301 oxygen Substances 0.000 claims description 12
- 229910052760 oxygen Inorganic materials 0.000 claims description 12
- 230000001678 irradiating effect Effects 0.000 claims description 10
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 claims description 3
- 229910052738 indium Inorganic materials 0.000 claims description 3
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 3
- 229910052785 arsenic Inorganic materials 0.000 claims description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 claims description 2
- 238000010438 heat treatment Methods 0.000 claims description 2
- 238000009792 diffusion process Methods 0.000 abstract description 25
- 230000004913 activation Effects 0.000 abstract description 6
- 230000037230 mobility Effects 0.000 abstract description 3
- 235000012431 wafers Nutrition 0.000 description 84
- 230000008569 process Effects 0.000 description 19
- 238000000137 annealing Methods 0.000 description 18
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 12
- 239000007943 implant Substances 0.000 description 10
- 238000005468 ion implantation Methods 0.000 description 10
- 150000002500 ions Chemical class 0.000 description 7
- 229910052757 nitrogen Inorganic materials 0.000 description 6
- 239000012535 impurity Substances 0.000 description 5
- 238000010884 ion-beam technique Methods 0.000 description 5
- 239000002344 surface layer Substances 0.000 description 5
- 239000010410 layer Substances 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- 238000013459 approach Methods 0.000 description 3
- 125000004429 atom Chemical group 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 230000003247 decreasing effect Effects 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 238000003672 processing method Methods 0.000 description 2
- 230000003667 anti-reflective effect Effects 0.000 description 1
- 238000010420 art technique Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 125000005843 halogen group Chemical group 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000155 melt Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000001004 secondary ion mass spectrometry Methods 0.000 description 1
- 238000010561 standard procedure Methods 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/268—Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
Definitions
- This invention relates to methods for thermal processing of semiconductor wafers that contain a dopant material and, more particularly, to methods for achieving ultrashallow junctions in semiconductors wafers by the use of sub-melt laser annealing and low temperature rapid thermal annealing.
- Ion implantation is a standard technique for introducing conductivity-altering dopant materials into semiconductor wafers.
- a desired dopant material is ionized in an ion source, the ions are accelerated to form an ion beam of prescribed energy, and the ion beam is directed at the surface of the wafer.
- the energetic ions in the ion beam penetrate into the bulk of the semiconductor material and are embedded into the crystalline lattice of the semiconductor material.
- the semiconductor wafer is annealed to activate the dopant material and to repair crystalline damage caused by the ion implantation. Annealing involves thermal processing of the semiconductor wafer according to a prescribed time and temperature protocol.
- junction depths less than 1,000 angstroms and may eventually require junction depths on the order of 200 angstroms or less.
- the implanted depth of the dopant material is determined by the energy of the ions implanted into the semiconductor wafer. Shallow junctions are obtained with low implant energies.
- the annealing process that is used for activation of the implanted dopant material causes the dopant material to diffuse from the implanted region of the semiconductor wafer. As a result of such diffusion, junction depths are increased by annealing.
- the implant energy may be decreased, so that a desired junction depth is obtained after annealing.
- This approach provides satisfactory results, except in the case of ultrashallow junctions.
- a limit is reached as to the junction depth that can be obtained by decreasing implant energy, due to the diffusion of the dopant material that occurs during annealing.
- Rapid thermal annealing or spike annealing is typically utilized when minimal thermal diffusion is desired. Rapid thermal annealing typically involves heating the wafer to a temperature of 950°C to 1100°C for a time of 1 to 30 seconds, whereas spike annealing may involve annealing times less than 0.1 second. Controlled, low concentrations of oxygen may be added to a nitrogen ambient to minimize thermal diffusion, as described in PCT Publication No. WO 99/39381.
- annealing parameters Notwithstanding careful selection of annealing parameters, rapid thermal anneals and spike anneals cause the dopant material to diffuse by thermal diffusion, transient enhanced diffusion, oxidation enhanced diffusion and dopant enhanced diffusion (i.e., boron enhanced diffusion or phosphorous enhanced diffusion). Even when low concentrations of oxygen are added to a nitrogen ambient and ultralow energy implants are performed, thermal diffusion still occurs.
- Another known annealing technique is laser annealing, as described for example in
- a surface layer of the wafer is amorphized, and a dopant material is implanted into the amorphized surface layer.
- the amorphized surface layer is then irradiated with laser energy sufficient to melt the amorphized surface layer, causing the dopant material to be distributed throughout the region of melted silicon.
- the integration of the laser annealing process with conventional device processes is relatively complicated. Silicon or germanium preamorphization implants are needed to avoid melting of the polysilicon gates, and deposition of an antireflective metal film is also necessary.
- U.S. Patent No. 4,151,008 issued April 24, 1979 to Kirkpatrick discloses thermal processing of selected regions of a semiconductor device with a short duration pulse of light from a pulsed laser or a flash lamp. The disclosed process produces high sheet resistance if light energy density is too low to cause melting.
- a method for thermal processing of a semiconductor wafer that contains a dopant material.
- the dopant material may be implanted or deposited in the wafer by ion implantation, plasma doping or any other suitable deposition technique.
- the method comprises the steps of irradiating the wafer with laser energy sufficient to activate the dopant material without melting the wafer and rapid thermal annealing of the wafer at relatively low temperature to repair crystalline damage.
- the step of irradiating the wafer with laser energy is sufficient to heat the wafer to a temperature in a range of about 1100°C to 1410°C, and the step of rapid thermal annealing of the wafer is sufficient to heat the wafer to a temperature in a range of about 650°C to 850°C for a time in a range of less than 1 second to 60 seconds.
- the implanted wafer is preferably irradiated with laser energy having a wavelength in a range of about 190 to 1500 nanometers.
- the implanted wafer is irradiated with laser energy having a wavelength of 308 nanometers.
- Other suitable laser wavelengths include 532 nanometers and 1064 nanometers.
- the laser energy used to irradiate the wafer may comprise one or more laser pulses.
- the wafer may be irradiated with laser energy comprising 100 to 1,000 laser pulses, and the pulse width of the laser pulses may be in a range of 10 to 100 nanoseconds.
- the product of the number of laser pulses times the pulse width of the laser pulses may be in a range of 1 to 1,000 microseconds. In one embodiment, multiple laser pulses, each having a pulse width of about 20 nanoseconds, are used.
- the laser anneal step may be performed in an ambient comprising oxygen in nitrogen, wherein oxygen concentration is controlled in a range of less than 1 to 1,000 parts per million during laser irradiation of the wafer.
- the rapid thermal annealing step may be performed in an ambient comprising oxygen in nitrogen, wherein oxygen concentration is controlled in a range of less than 1 to 1,000 parts per million during rapid thermal annealing of the wafer.
- a method for forming a doped region in a semiconductor wafer.
- the method comprises the steps of implanting a dopant material into the semiconductor wafer, irradiating the implanted wafer with laser energy sufficient to activate the dopant material without melting the wafer, and rapid thermal annealing of the implanted wafer at relatively low temperature to repair crystalline damage.
- the method of the invention achieves dopant activation with no measurable diffusion.
- the rapid thermal anneal repairs crystalline damage from the implant of the dopant material, so that devices have good mobilities and low leakage currents.
- Fig. 1 is a simplified, partial cross-sectional view of a semiconductor wafer
- Fig. 2 is a flow chart that illustrates an embodiment of the process of the present invention
- Fig. 3 is a graph of boron concentration in atoms per cubic centimeter as a function of depth in angstroms for different processes, including an embodiment of the process of the present invention.
- FIG. 1 A highly simplified, partial cross-sectional view of a semiconductor wafer 10 is shown in Fig. 1. Junctions and regions of desired conductivities may be formed in the semiconductor, wafer 10 by ion implantation. It will be understood that an actual semiconductor device includes multiple implanted regions in a complex configuration and that the semiconductor device 10 of Fig. 1 is shown for illustrative purposes only.
- An ion beam 12 of a dopant material is directed at wafer 10, producing an implanted region 14.
- the depth of implanted region 14 is determined by a number of factors, including the energy and mass of the ions in ion beam 12.
- the boundaries of implanted region 14 are typically defined by an implant mask 16.
- the wafer is then annealed to activate the dopant material and to repair crystalline damage caused by ion implantation.
- junction depth X j is the depth of the impurity region 20 normal to the surface of wafer 10 after annealing.
- One of the goals in fabricating ultrashallow junctions is to minimize diffusion and to thereby limit the junction depth X j.
- junction depth X j of impurity region 20 after annealing may be reduced in comparison with prior art processes by utilizing a novel thermal processing method including sub-melt laser annealing combined with low temperature rapid thermal annealing to form ultrashallow doped regions, with minimal thermal diffusion and without melting.
- the process can be used to form ultrashallow, low sheet resistance junctions and to form deeper impurity regions where thermal diffusion after ion implantation is undesired.
- a semiconductor wafer typically a silicon wafer, may be implanted with a dopant material in step 50.
- Preferred dopant materials include, but are not limited to, boron, indium, arsenic, and phosphorous.
- boron is implanted at ultralow energy, i.e., an energy less than 1 keV.
- the dopant material may be implanted into the silicon wafer using a conventional ion implantation system, a plasma doping system or any other system capable of depositing or implanting the dopant material to a desired depth in the semiconductor wafer.
- the wafer containing the dopant material is irradiated with laser energy in a laser anneal step.
- the laser energy is sufficient to activate the dopant material without melting of the wafer.
- the wafer is placed in a laser anneal chamber having a controlled ambient and is irradiated with laser energy having predetermined parameters.
- the parameters of the laser anneal are selected to achieve a high wafer temperature, preferably in a range of about 1100°C to 1410°C, extremely rapidly without melting of the silicon or other wafer material. Because the silicon is not melted, the laser anneal step is referred to as "sub- melt" laser annealing.
- the laser anneal step achieves dopant activation. Examples of suitable laser anneal parameters are described below.
- Laser anneal step 52 preferably utilizes pulsed laser energy in a wavelength range of about 190 to 1500 nanometers.
- One preferred laser is an excimer laser having an output wavelength of 308 nanometers.
- Other suitable laser wavelengths include 532 nanometers and 1064 nanometers.
- the laser energy should heat the silicon or other substrate material of the wafer to a depth of about 1 micrometer.
- Certain structures, such as polysilicon layers, are thermally isolated from the bulk silicon by a dielectric. When the laser energy is absorbed throughout a deep layer of bulk silicon, the thin polysilicon layer absorbs very little of that energy. It has been found that use of longer wavelengths in the above range prevents unwanted melting of the polysilicon gate.
- the laser energy density used to irradiate the wafer is selected to heat a surface layer of the wafer rapidly, preferably in less than about 10 microseconds, to a temperature in the range of about 1100°C to 1410°C that does not melt the silicon.
- silicon melts at 1410°C.
- the laser energy density is preferably in a range of about 0.50 to 0.58 joules per square centimeter (J/cm ) at a wavelength of 308 nanometers and a pulse width of 20 nanoseconds in order to achieve activation of the dopant material without melting of the silicon.
- One or more laser pulses are preferably utilized to irradiate the wafer.
- the number of pulses may be in a range from 1 to 10,000, and the pulse width may be in a range of about 1 to 10,000 nanoseconds.
- the product of the number of laser pulses times the pulse width is preferably in a range from 1 to 1,000 microseconds. More preferably, the number of pulses is in a range of 100 to 1,000, and the pulse width is in a range of 10 to 100 nanoseconds.
- 100 pulses, each having a pulse width of 20 nanoseconds are utilized to laser anneal a given area of the semiconductor wafer.
- laser anneal step 52 may be performed by a modification of a system used for conventional laser annealing wherein an amorphized layer of the wafer is melted.
- the parameters of the laser annealing system are modified to perform sub-melt laser annealing as described above.
- One suitable system is model LA- 100 available from Verdant Technologies, which may be modified to perform sub-melt laser annealing as described above.
- the laser beam utilized to irradiate the wafer may cover the entire wafer area or a sub-area that is less than the entire area of the wafer. In onb example, the laser beam has cross-sectional area of 10 millimeters by 10 millimeters at the wafer surface.
- the wafer may be stepped or scanned with respect to the laser beam in order to cover the entire area of the wafer.
- a first sub-area of the wafer may be irradiated with 100 pulses, each having a pulse width of 20 nanoseconds, and then the wafer may be moved, or stepped, relative to the laser beam to a second sub-area, and the second sub-area may be irradiated with 100 laser pulses, each having a pulse width of 20 nanoseconds. This stepping process is repeated until the entire wafer area has been irradiated.
- a single sequence of laser pulses may be utilized to perform the laser anneal step.
- the wafer may be stepped in small increments after one or more laser pulses, or it may be scanned continuously, so that the entire wafer surface receives the desired level of laser energy.
- the wafer is held stationary, and the laser beam is deflected or otherwise moved relative to the stationary wafer in order to irradiate the entire wafer surface.
- the wafer is heated in a low temperature rapid thermal anneal step.
- the wafer is placed in a rapid thermal processing chamber having a controlled ambient and is heated according to predetermined parameters.
- the low temperature rapid thermal anneal is preferably in a temperature range of about 650°C to 850°C for a time in a range of less than 1 second to 60 seconds.
- the low temperature rapid thermal anneal repairs crystalline damage from the implant, so that the semiconductor devices have good mobilities and low leakage currents, but does not cause significant diffusion of the dopant material.
- the wafer is heated to 700°C for 20 seconds in the low temperature rapid thermal anneal step. Rapid thermal annealing systems for semiconductor wafers are commercially available. One suitable system is model AST-3000 available from STEAG-AST.
- the low temperature rapid thermal anneal step 54 is shown in Fig. 2 as following the laser anneal 52.
- the low temperature rapid thermal anneal step 54 may be performed before laser anneal step 52.
- the laser anneal step 52 may be performed in an enclosed chamber with a controlled ambient, preferably comprising oxygen in nitrogen at a pressure of one atmosphere.
- the oxygen concentration in the laser anneal chamber is controlled during the laser anneal step 52 in a range of less than 1 to 1,000 parts per million.
- the low temperature rapid thermal anneal step 54 may be performed in a thermal processing chamber with a controlled ambient, preferably comprising oxygen in nitrogen at a pressure of one atmosphere.
- the oxygen concentration in the thermal processing chamber is controlled during the low temperature rapid thermal anneal step 54 in a range of less than 1 to 1 ,000 parts per million.
- boron dopant profiles of Fig. 3 The benefits of the thermal processing method of the invention are illustrated in the boron dopant profiles of Fig. 3.
- the dopant profiles shown in Fig. 3 were obtained by secondary ion mass spectrometry (SIMS).
- SIMS secondary ion mass spectrometry
- boron concentration in atoms per cubic centimeter is plotted as a function of depth from the wafer surface in angstroms for several different conditions.
- silicon wafers were implanted with boron (B + ) ions at an energy of 1 keV and a dose of 9E14/cm 2 (the notation 9E14/cm 2 represents an implant dose of 9 x 10 14 atoms per square centimeter).
- curve 70 represents a silicon wafer which was implanted with boron as described above, but was not annealed.
- Curve 72 represents a silicon wafer which was implanted with boron as described above and was spike annealed for a time of 0.2 second at a temperature of 1050°.
- Curve 74 represents a silicon wafer which was implanted with boron as described above and was rapid thermal annealed at 700°C for 20 seconds. The measured sheet resistance of this wafer was 3500 ohms per square.
- Curve 76 represents a silicon wafer which was implanted with boron as described above and was laser annealed below the melting threshold with 100 laser pulses at a wavelength of 308 nanometers, and then was rapid thermal annealed at 700°C for 20 seconds.
- Curve 76 clearly shows that no measurable diffusion has occurred and yet a sheet resistance of 360 ohms per square has been produced.
- the junction depth at a concentration of 3E18/cm in the wafer represented by curve 76 was 372 angstroms.
- the wafer represented by curve 74 exhibited a much higher sheet resistance, indicating that the dopant material had not been activated.
- the spike annealed wafer represented by curve 72 exhibited significant diffusion of the dopant material, resulting in a junction depth of 561 angstroms. It will be understood that curves 70, 74 and 76 are nearly overlapping in Fig. 3.
- the thermal processing technique described herein improves upon conventional high temperature rapid thermal annealing, either for a short time or a spike anneal, by only exposing the wafer to very high temperatures for a few microseconds, thereby minimizing thermal diffusion of dopant materials.
- halo formation this means that boron can be used as the dopant material instead of indium, which is presently used due to its lower diffusion but is not preferable since its source material is corrosive and leads to low ion source lifetimes.
- Another application of the disclosed process is the formation of source/drain extensions that are more abrupt than those formed by rapid thermal annealing. Source/drain extensions formed by this process have the abruptness of the as-implanted profile.
- the invention also improves upon conventional laser annealing by eliminating melting of the silicon. This makes integration of the process into device process flows much easier and avoids dopant redistribution throughout the melted region. In addition, a preamorphizing implant is not required.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- High Energy & Nuclear Physics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Electromagnetism (AREA)
- Optics & Photonics (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Recrystallisation Techniques (AREA)
Abstract
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US19023300P | 2000-03-17 | 2000-03-17 | |
US190233P | 2000-03-17 | ||
US63841000A | 2000-08-11 | 2000-08-11 | |
US638410 | 2000-08-11 | ||
PCT/US2001/008241 WO2001071787A1 (fr) | 2000-03-17 | 2001-03-15 | Procede de formation de jonctions de tres faible profondeur par recuit laser et recuit thermique rapide |
Publications (1)
Publication Number | Publication Date |
---|---|
EP1264335A1 true EP1264335A1 (fr) | 2002-12-11 |
Family
ID=26885893
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP01916675A Withdrawn EP1264335A1 (fr) | 2000-03-17 | 2001-03-15 | Procede de formation de jonctions de tres faible profondeur par recuit laser et recuit thermique rapide |
Country Status (6)
Country | Link |
---|---|
EP (1) | EP1264335A1 (fr) |
JP (1) | JP4942128B2 (fr) |
KR (1) | KR100839259B1 (fr) |
CN (1) | CN1222016C (fr) |
TW (1) | TWI271791B (fr) |
WO (1) | WO2001071787A1 (fr) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130029499A1 (en) * | 2011-07-29 | 2013-01-31 | Applied Materials, Inc. | Methods of thermally processing a substrate |
Families Citing this family (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7026229B2 (en) * | 2001-11-28 | 2006-04-11 | Vartan Semiconductor Equipment Associates, Inc. | Athermal annealing with rapid thermal annealing system and method |
US20030186519A1 (en) * | 2002-04-01 | 2003-10-02 | Downey Daniel F. | Dopant diffusion and activation control with athermal annealing |
US6878415B2 (en) * | 2002-04-15 | 2005-04-12 | Varian Semiconductor Equipment Associates, Inc. | Methods for chemical formation of thin film layers using short-time thermal processes |
US7135423B2 (en) * | 2002-05-09 | 2006-11-14 | Varian Semiconductor Equipment Associates, Inc | Methods for forming low resistivity, ultrashallow junctions with low damage |
KR100739837B1 (ko) | 2003-02-19 | 2007-07-13 | 마쯔시다덴기산교 가부시키가이샤 | 불순물 도입 방법 및 불순물 도입 장치 |
US20040235281A1 (en) * | 2003-04-25 | 2004-11-25 | Downey Daniel F. | Apparatus and methods for junction formation using optical illumination |
US7759254B2 (en) | 2003-08-25 | 2010-07-20 | Panasonic Corporation | Method for forming impurity-introduced layer, method for cleaning object to be processed apparatus for introducing impurity and method for producing device |
CN100454491C (zh) * | 2003-10-09 | 2009-01-21 | 松下电器产业株式会社 | 制作结的方法以及采用该方法形成的已加工材料 |
US7132338B2 (en) | 2003-10-10 | 2006-11-07 | Applied Materials, Inc. | Methods to fabricate MOSFET devices using selective deposition process |
JP2005142344A (ja) | 2003-11-06 | 2005-06-02 | Toshiba Corp | 半導体装置の製造方法および半導体製造装置 |
US7078302B2 (en) * | 2004-02-23 | 2006-07-18 | Applied Materials, Inc. | Gate electrode dopant activation method for semiconductor manufacturing including a laser anneal |
KR20070011505A (ko) | 2004-05-14 | 2007-01-24 | 마쯔시다덴기산교 가부시키가이샤 | 반도체 장치의 제조방법 및 제조장치 |
JP5189359B2 (ja) * | 2004-05-18 | 2013-04-24 | クコー ピーティーワイ リミテッド | 注入され計数されたドーパントイオン |
JP4614747B2 (ja) * | 2004-11-30 | 2011-01-19 | 住友重機械工業株式会社 | 半導体装置の製造方法 |
JP2006245338A (ja) * | 2005-03-03 | 2006-09-14 | Nec Electronics Corp | 電界効果型トランジスタの製造方法 |
JP5283827B2 (ja) * | 2006-03-30 | 2013-09-04 | 富士通セミコンダクター株式会社 | 半導体装置の製造方法 |
DE102006053182B4 (de) * | 2006-11-09 | 2015-01-15 | Infineon Technologies Ag | Verfahren zur p-Dotierung von Silizium |
JP2008251839A (ja) * | 2007-03-30 | 2008-10-16 | Ihi Corp | レーザアニール方法及びレーザアニール装置 |
JP5178046B2 (ja) * | 2007-05-01 | 2013-04-10 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
WO2009034699A1 (fr) * | 2007-09-10 | 2009-03-19 | Panasonic Corporation | Procédé de fabrication de dispositif semi-conducteur |
US9498845B2 (en) | 2007-11-08 | 2016-11-22 | Applied Materials, Inc. | Pulse train annealing method and apparatus |
US20090120924A1 (en) * | 2007-11-08 | 2009-05-14 | Stephen Moffatt | Pulse train annealing method and apparatus |
JP2011514664A (ja) * | 2008-01-31 | 2011-05-06 | プレジデント アンド フェローズ オブ ハーバード カレッジ | パルスレーザ照射を介してドープされる材料の平坦面の工学 |
JP5346484B2 (ja) | 2008-04-16 | 2013-11-20 | 大日本スクリーン製造株式会社 | 熱処理方法および熱処理装置 |
JP2009302373A (ja) * | 2008-06-16 | 2009-12-24 | Nec Electronics Corp | 半導体装置の製造方法 |
JP2010212530A (ja) * | 2009-03-12 | 2010-09-24 | Fuji Electric Systems Co Ltd | 半導体素子の製造方法 |
JP5556431B2 (ja) | 2010-06-24 | 2014-07-23 | 富士電機株式会社 | 半導体装置の製造方法 |
JP5661009B2 (ja) * | 2011-09-08 | 2015-01-28 | 住友重機械工業株式会社 | 半導体装置の製造方法 |
US9558973B2 (en) | 2012-06-11 | 2017-01-31 | Ultratech, Inc. | Laser annealing systems and methods with ultra-short dwell times |
SG10201503478UA (en) | 2012-06-11 | 2015-06-29 | Ultratech Inc | Laser annealing systems and methods with ultra-short dwell times |
CN103835000A (zh) * | 2012-11-20 | 2014-06-04 | 上海华虹宏力半导体制造有限公司 | 一种高温改善多晶硅表面粗糙度的方法 |
JP5718975B2 (ja) * | 2013-05-23 | 2015-05-13 | 株式会社Screenホールディングス | 熱処理方法 |
US20150111341A1 (en) * | 2013-10-23 | 2015-04-23 | Qualcomm Incorporated | LASER ANNEALING METHODS FOR INTEGRATED CIRCUITS (ICs) |
US10083843B2 (en) | 2014-12-17 | 2018-09-25 | Ultratech, Inc. | Laser annealing systems and methods with ultra-short dwell times |
JP6587818B2 (ja) * | 2015-03-26 | 2019-10-09 | 株式会社Screenホールディングス | 熱処理方法 |
US9859121B2 (en) * | 2015-06-29 | 2018-01-02 | International Business Machines Corporation | Multiple nanosecond laser pulse anneal processes and resultant semiconductor structure |
US10622268B2 (en) * | 2015-12-08 | 2020-04-14 | Infineon Technologies Ag | Apparatus and method for ion implantation |
CN111599670A (zh) * | 2019-02-20 | 2020-08-28 | 创能动力科技有限公司 | 晶片加工方法及半导体装置 |
CN110752159B (zh) * | 2019-10-28 | 2023-08-29 | 中国科学技术大学 | 对氧化镓材料退火的方法 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3190653B2 (ja) * | 1989-05-09 | 2001-07-23 | ソニー株式会社 | アニール方法およびアニール装置 |
JP2821628B2 (ja) * | 1989-11-10 | 1998-11-05 | ソニー株式会社 | 半導体装置の製造方法 |
JP3185386B2 (ja) * | 1992-07-31 | 2001-07-09 | ソニー株式会社 | 半導体装置の製造方法 |
JP3211394B2 (ja) * | 1992-08-13 | 2001-09-25 | ソニー株式会社 | 半導体装置の製造方法 |
KR100231607B1 (ko) * | 1996-12-31 | 1999-11-15 | 김영환 | 반도체 소자의 초저접합 형성방법 |
US5966605A (en) * | 1997-11-07 | 1999-10-12 | Advanced Micro Devices, Inc. | Reduction of poly depletion in semiconductor integrated circuits |
US6087247A (en) * | 1998-01-29 | 2000-07-11 | Varian Semiconductor Equipment Associates, Inc. | Method for forming shallow junctions in semiconductor wafers using controlled, low level oxygen ambients during annealing |
-
2001
- 2001-03-15 WO PCT/US2001/008241 patent/WO2001071787A1/fr not_active Application Discontinuation
- 2001-03-15 EP EP01916675A patent/EP1264335A1/fr not_active Withdrawn
- 2001-03-15 JP JP2001569868A patent/JP4942128B2/ja not_active Expired - Fee Related
- 2001-03-15 KR KR1020027012179A patent/KR100839259B1/ko not_active IP Right Cessation
- 2001-03-15 CN CNB018062164A patent/CN1222016C/zh not_active Expired - Fee Related
- 2001-03-19 TW TW090106353A patent/TWI271791B/zh not_active IP Right Cessation
Non-Patent Citations (1)
Title |
---|
See references of WO0171787A1 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130029499A1 (en) * | 2011-07-29 | 2013-01-31 | Applied Materials, Inc. | Methods of thermally processing a substrate |
US20140057460A1 (en) * | 2011-07-29 | 2014-02-27 | Applied Materials, Inc. | Methods of thermally processing a substrate |
Also Published As
Publication number | Publication date |
---|---|
JP4942128B2 (ja) | 2012-05-30 |
KR100839259B1 (ko) | 2008-06-17 |
CN1222016C (zh) | 2005-10-05 |
CN1419708A (zh) | 2003-05-21 |
WO2001071787A1 (fr) | 2001-09-27 |
TWI271791B (en) | 2007-01-21 |
JP2003528462A (ja) | 2003-09-24 |
KR20030066318A (ko) | 2003-08-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2001071787A1 (fr) | Procede de formation de jonctions de tres faible profondeur par recuit laser et recuit thermique rapide | |
KR100511765B1 (ko) | 소형 집적회로의 제조방법 | |
US4522657A (en) | Low temperature process for annealing shallow implanted N+/P junctions | |
US6051483A (en) | Formation of ultra-shallow semiconductor junction using microwave annealing | |
KR100301273B1 (ko) | 얕은접합형성방법,반도체구조체및전계효과트랜지스터 | |
US5399506A (en) | Semiconductor fabricating process | |
KR100582484B1 (ko) | 크기가 축소된 집적 회로의 제조에 사용하기에 적합한가스 주입 레이저 어닐링 방법 | |
US7795124B2 (en) | Methods for contact resistance reduction of advanced CMOS devices | |
US6645838B1 (en) | Selective absorption process for forming an activated doped region in a semiconductor | |
WO1997042652A1 (fr) | Commande de la profondeur de jonction et de la longueur de canal au moyen de gradients interstitiels produits pour empecher la diffusion du dopant | |
KR20110082007A (ko) | 옥타데카보란 자가-비정질화 주입들을 사용하는 결함 없는 접합부 형성 | |
WO2001080300A1 (fr) | Transistor a semiconducteurs grande vitesse et procede d'absorption selective utilise pour sa fabrication | |
EP0097533B1 (fr) | Procédé pour la fabrication d'un dispositif semi-conducteur du type métal-isolant semi-conducteur | |
US6013566A (en) | Method of forming a doped region in a semiconductor substrate | |
TW201115633A (en) | Low temperature ion implantation | |
US8586460B2 (en) | Controlling laser annealed junction depth by implant modification | |
US20140363986A1 (en) | Laser scanning for thermal processing | |
US6835626B2 (en) | Method to overcome instability of ultra-shallow semiconductor junctions | |
JP2002246329A (ja) | 半導体基板の極浅pn接合の形成方法 | |
US8815719B2 (en) | Defect-free junction formation using octadecaborane self-amorphizing implants | |
Felch et al. | Sub-melt laser annealing followed by low-temperature RTP for minimized diffusion | |
JPH0677155A (ja) | 半導体基板の熱処理方法 | |
US20010018258A1 (en) | Method for fabricating semiconductor device | |
Fortunato et al. | Fabrication of ultra-shallow junctions with high electrical activation by excimer laser annealing | |
Yoo et al. | Redistribution of boron and fluorine atoms in BF2 implanted silicon wafers during rapid thermal annealing |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20020906 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: GELATOS, CAROL, M. Inventor name: DOWNEY, DANIEL, F. Inventor name: TALWAR, SOMIT Inventor name: FELCH, SUSAN, B. |
|
RBV | Designated contracting states (corrected) |
Designated state(s): AT BE CH CY DE FR GB IT LI |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20060518 |