EP0231821B1 - Connexions d'alimentation dans un circuit intégré à semi-conducteur - Google Patents
Connexions d'alimentation dans un circuit intégré à semi-conducteur Download PDFInfo
- Publication number
- EP0231821B1 EP0231821B1 EP87100819A EP87100819A EP0231821B1 EP 0231821 B1 EP0231821 B1 EP 0231821B1 EP 87100819 A EP87100819 A EP 87100819A EP 87100819 A EP87100819 A EP 87100819A EP 0231821 B1 EP0231821 B1 EP 0231821B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- wirings
- level
- cells
- polycells
- cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 title claims description 23
- 239000012212 insulator Substances 0.000 description 8
- 238000012937 correction Methods 0.000 description 6
- 239000000758 substrate Substances 0.000 description 6
- 238000011960 computer-aided design Methods 0.000 description 5
- 238000013461 design Methods 0.000 description 5
- 238000000034 method Methods 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 239000005360 phosphosilicate glass Substances 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
- H01L23/5286—Arrangements of power or ground buses
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/118—Masterslice integrated circuits
- H01L27/11803—Masterslice integrated circuits using field effect technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
- Y10S257/923—Active solid-state devices, e.g. transistors, solid-state diodes with means to optimize electrical conductor current carrying capacity, e.g. particular conductor aspect ratio
Definitions
- the present invention relates to a semiconductor integrated circuits (hereinafter, referred to IC's) suited for computer-aided-design, and more particularly to standard-cell type IC's using poly-cells having improved wiring structure for supplying power.
- IC's semiconductor integrated circuits
- the standard-cell type IC's using polycells have been widely used. They are designed by a technique similar to the gate-array type semiconductor integrated circuits (hereinafter, simply referred to the gate-array IC's).
- the gate-array process a plurality of blocks of circuit elements and limited number of wirings are preliminarily formed on a semiconductor chip.
- An electrical circuit in accordance with the customer's specification is then formed by designing a wiring pattern.
- the wiring pattern to be designed in the later process include wirings for forming a cell of circuit with the circuit elements in each block, wirings for connecting the cells and wirings for supplying power.
- the standard-cell type IC using polycells the blocks of circuit elements are used in software program for designing an IC.
- the wirings for forming the polycells of circuit with the circuit elements and for connecting the polycells are also designed by computor-aided-design. All the masks for producing the standard-cell type IC is designed by the computer-aided-design.
- a plurality of polycells are arranged in lines.
- the polycells have the same or the substantially same width in a direction perpendicular to the line and arbitrary length in a direction in parallel with the line.
- the polycells are made of various standardized blocks of circuit elements.
- the standard-cell type IC's are designed by combining the polycells formed by the standardized blocks. The use of the standardized blocks makes the computor-aided-designe of IC easy, resulted in an improvement of design efficiency.
- wirings for power supply they are designed so as to traverse the polycells and to reach predetermined positions on opposing sides facing the neighbouring polycells. If all the polycells have the same width, the wirings for power supply automatically contact with those in the neighbouring polycells.
- the cells to be formed in a semiconductor chip may have different dimensions. Cells for specific functions such as RAM (Random Access Memory), ROM (Read-Only Memory), microprocessor, peripheral controller of the microprocessor and PLA (Programable Logic Array) may be included as megacells which have a dimension much larger than the polycells. If the wirings for power supply in the megacells are similarly designed to the polycells, the wirings for power supply differ in position between neighbouring polycell and megacell at their sides facing to each other. Thus, disconnection occurs at contacting sides of those cells having different dimensions.
- a semiconductor integrated circuit according to the preamble part of the main claim is known from US-A-4 161 662.
- a semiconductor integrated circuit comprising a semiconductor chip; a plurality of first cells of partial circuit formed on the semiconductor chip and arranged in a plurality of lines, the first cells having the substantially same width in perpendicular to the lines and arbitrary lengths in parallel to the lines, the first cells having a first wirings for supplying power to the partial circuit, the first wirings being extended over a plurality of the first cells arranged in the same line in a direction of said same line; a second cell of another partial circuit formed on the semiconductor chip and arranged in neighbouring with some of the first cells, the second cell having a width larger than the width of the first cells and a length and having second wirings for supplying power to the other partial circuit, the second wirings being disposed on periphery of the second cell to surround the other partial circuit and connected with the first wirings in the first cells in the neighbourhood of the second cell; and means for connecting the second wiring with the first wirings in the first cells in the neighbourhood of the second cell.
- the IC of the present invention has the second wirings for power supply on periphery of the second cells having a width larger than the neighbouring first cells.
- the first wiring for power supply therefore, can be connected with the second wiring by prolonging straight. This connection may be easily achieved by the computer-aided-design technique which requires only modification of the data for the second wiring pattern of the second cell. Any manual correction of wiring pattern is not required. Thus, an efficiency in designing IC is greatly improved with a slight change of wiring pattern.
- the wirings for supplying power on polycells arranged in a line in the prior art of a standard-cell type IC is shown in Fig. 1.
- the polycells 1 have the substantially same width or height and arbitrary length determined by functions such as an inverter, an AND gate, an OR gate and a flip-flop.
- a plurality of polycells are arranged in a line to form a stripe having the substantially uniform width.
- Wirings 2 and 3 are programed in a software for designing a standard-cell type IC so as to run predetermined levels in a direction of the width. Therefore, the wirings 2 and 3 are automatically connected between neighbouring polycells 1 by arranging polycells in a line.
- a first preferred embodiment according to the present invention having an improved structure of wirings for power supply is shown in Fig. 2.
- a plurality of polycells 11 have the substantially same width (or height).
- a plural number of polycells 11 are arranged in a line to form a stripe having the substantially uniform width.
- a plural number of stripes of the polycells 11 are disposed in parallel with one another.
- a megacell 19 having a width of about three times of the width of the polycell 11 is disposed in the parallel arrangement of the stripes of polycells 11.
- First level wirings 13 for power voltage V DD runs through the stripes of polycells at a predetermined level in the width.
- First level wirings 12 for power voltage V DD run along peripheries of the megacell 19 in parallel with the stripes of polycells 11 and through the megacell 19 at a one level in the width thereof.
- first level wirings 15 in the polycells 11 and first level wirings 14 in the megacell 19 are formed in parallel with the first level wirings 12 and 13 for supplying power voltage V SS to the polycells 11 and the megacell 19.
- the first level wirings 12, 13, 14 and 15 directly contact with circuit element in a semi-conductor chip and run thereon through an insulator film in a direction in parallel with the stripe of polycells 11.
- Second level wirings 16 for supplying power voltage V DD run across the first level wirings 12 to 15 to connect with the first level wirings 12 and 13.
- second level wiring 17 for supplying power voltage V SS run in parallel with the second level wirings 16 to connect with the first level wiring 14 and 15.
- the second level wirings 16 and 17 are disposed on peripheries thereof and on a region thereof in the direction perpendicular to the stripes of polycells 11.
- the second level wirings 16 and 17 respectively contact with the first level wirings 12 and 13 and the first level wirings 14 and 15 and run on an insulator film disposed on the above-mentioned insulator film on the semiconductor chip.
- the first level wirings 12 and 14 and the second level wirings 16 and 17 surround the circuit-element region of the megacell 19 and contact the second level wirings 16 and 17 on the stripes of polycells 11 and the first level wirings 13 and 15 on the stripes of polycells 11.
- Those connections are achieved by only extending the wirings 16, 17, 13 and 15 on the stripes of polycells 11.
- the softwave programing to achieve such connection is easy and is commonly applicable to megacells 19 having arbitrary dimension. Any manual correction is not required to obtain a high efficiency in designing standard-cell type IC's.
- a stripe of polycells 11 is partially shown in Fig. 3.
- the polycells 11 respectively consist of one or more basic cell patterns 50.
- the cell pattern 50 includes two P-channel MOS FET's and two N-channel MOS FET's.
- a P-channel MOS FET is made of a gate electrode 51, a source region 53 and a drain region 54, the other being made of a gate electrode 52, a source region 53 and a drain region 55.
- An N-channel MOS FET is made of a gate electrode 56, a source region 58 and a drain region 59, the other being made of a gate electrode 57, a source region 58 and a drain region 60.
- the N-channel MOS FET's are formed in a P-type semiconductor substrate 70, the P-channel MOS FET's being formed in an N-type well-region 71 diffused in the semiconductor substrate 70.
- Those MOS FET's are wired to form a partial circuit of the standard-cell type IC with first level wirings running in parallel with the stripe of polycells 11 and second level wirings running in perpendicular to the stripe of polycells 11.
- the first level wirings directly contact with the source and drain regions, but the second level wirings contact with them through the first level wirings.
- a lower insulator film, the first level wirings, an intermediate insulator film, the second level wirings and an upper insulator film are formed on the semiconductor substrate in this order.
- Those first and second level wirings also connect MOS FET's in different polycells 11 to form a whole circuit of a standard-cell type IC.
- the N-type well region 71 is provided in the P-type substrate 70.
- P-type source and drain regions 53 and 54 are formed in the well-region 71.
- the gate electrode 51 is formed on a gate insulator film 77 disposed between the source and drain regions 53 and 54.
- N-type source and drain regions 58 and 59 are formed in the semiconductor substrate 70.
- the gate electrode 56 is formed on a gate insulator film 78 disposed between the source and drain regions 58 and 59.
- the semiconductor substrate 70 and the N-well region 71 are covered with a phosphosilicate glass 72 having a thickness of 1 ⁇ m.
- the first level wirings 73 made of aluminum, for example, are evaporated on the phosphosilicate glass 72 and connected with the source and drain regions 53, 54, 58 and 59 through holes in the phosphosilicate glass 72.
- the thickness of the first level wirings 73 is 0.5 ⁇ m, for example.
- the first level wirings 73 runs in parallel with the stripe of polycells 11.
- a silicon oxide film 74 having a thickness of 1 ⁇ m covers the first level wirings 73.
- the second level wirings 75 having a thickness of 1 ⁇ m and made of aluminum, for example, are deposited on the silicon oxide film 74 and connected with the first level wirings 73 through holes in the silicon oxide film 74.
- the second level wirings 75 runs in perpendicular to the stripe of polycells 11.
- Silicon nitride film 76 having a thickness of 1 ⁇ m covers whole structure except for bonding pads (not shown) as a surface passivation film.
- Fig. 5 shows a peripheral portion of the megacell 19 according to the second preferred embodiment which is modified to improve the connection between wirings on the periphery of the megacell 19 and wirings on the polycell 11.
- This second embodiment has two first level wirings 12 and 14 for supplying power voltages V DD and V SS on the central part of the megacell 19. In accordance with position of the wirings 12 and 14, there happens a case where one or two of the wirings 12 and 14 forms straight lines with the first level wirings 13 and 15 on the polycells 11.
- the above-mentioned first embodiment has a possibility that any one of the wirings forming a straight line cannot be connected with the second level wirings 15 or 17 on the periphery of the megacell 19, because those wirings 12 to 15 are made of the same first level wirings.
- the second preferred embodiment has additional second level wirings 18 to form three parallel wirings 16, 17 and 18 on the periphery of the megacell 19.
- the first level wiring 14 connects with the second level wiring 18.
- the first level wirings 12 and 13 connect with the second level wiring 16.
- the first level wiring 15 connects with the second level wiring 17.
- the second embodiment resolved the problem by the additional wiring 17 and requires no difficulty in the software program.
- the third preferred embodiment shown in Fig. 6 is another resolusion for the same problem.
- the first level wiring 13 turns perpendicularly by use of a second:level wiring 20 and then connects with the second level wiring 16.
- This embodiment use only two second level wirings 16 and 17 on the periphery of the megacell 19 to save area.
- the present invention can be applicable to the gate-array IC in which macrocell has wirings for power supply on the periphery thereof, similarly to the regacell in the standard-cell type IC. Furthermore, the functions of the first and second level wirings for supplying power voltages may be interchanged.
- the first and second level wirings respectively have wirings for supplying a high power voltage and a low power voltage or a high or low power voltage and a grounding potential.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
Claims (1)
- Circuit intégré à semiconducteur comprenant :
une puce semiconductrice;
une pluralité de premières cellules (11) de circuits partiels formées sur ladite puce semiconductrice et agencées selon une pluralité de lignes parallèles, lesdites premières cellules présentant sensiblement la même largeur suivant une direction perpendiculaire auxdites lignes, lesdites premières cellules comportant une pluralité de premiers câblages (13, 15, 16, 17) pour alimenter lesdits circuits partiels, ladite pluralité de premiers câblages étant constituée par un premier niveau de premiers câblages (13, 15) suivant une direction parallèle à ladite pluralité de lignes et par un second niveau de premiers câblage (16, 17) intersectant ledit premier niveau de premiers câblages ;
une seconde cellule (19) d'un autre circuit partiel formée sur ladite puce semiconductrice et agencée de manière à être voisine de certaines desdites premières cellules, ladite seconde cellule présentant une largeur supérieure à ladite largeur desdites premières cellules et comportant des seconds câblages (12, 14, 16, 17) pour réaliser ladite alimentation dudit autre circuit partiel ; et
un moyen pour connecter lesdits premiers câblages dans lesdites premières cellules au voisinage de ladite seconde cellule auxdits seconds câblages,
caractérisé en ce que lesdits seconds câblages (12, 14, 16, 17) sont disposés sur la périphérie interne de ladite seconde cellule (19) le long de côtés de celle-ci pour encercler ledit autre circuit partiel dans ladite seconde cellule et lesdits premiers câblages (13, 15, 16, 17) dans lesdites premières cellules (11) au voisinage de ladite seconde cellule sont connectés auxdits seconds câblages en étant étendus linéairement sur lesdites premières cellules voisines.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61012376A JPH0785490B2 (ja) | 1986-01-22 | 1986-01-22 | 集積回路装置 |
JP12376/86 | 1986-01-22 |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0231821A2 EP0231821A2 (fr) | 1987-08-12 |
EP0231821A3 EP0231821A3 (en) | 1990-04-04 |
EP0231821B1 true EP0231821B1 (fr) | 1995-11-22 |
Family
ID=11803549
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP87100819A Expired - Lifetime EP0231821B1 (fr) | 1986-01-22 | 1987-01-21 | Connexions d'alimentation dans un circuit intégré à semi-conducteur |
Country Status (4)
Country | Link |
---|---|
US (1) | US4833520A (fr) |
EP (1) | EP0231821B1 (fr) |
JP (1) | JPH0785490B2 (fr) |
DE (1) | DE3751607T2 (fr) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2019121721A1 (fr) | 2017-12-18 | 2019-06-27 | Borealis Ag | Composition réticulable avec antioxydant et formation de méthane et article |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0738414B2 (ja) * | 1987-01-09 | 1995-04-26 | 株式会社東芝 | 半導体集積回路 |
US4786613A (en) * | 1987-02-24 | 1988-11-22 | International Business Machines Corporation | Method of combining gate array and standard cell circuits on a common semiconductor chip |
JP2712079B2 (ja) * | 1988-02-15 | 1998-02-10 | 株式会社東芝 | 半導体装置 |
JPH0744223B2 (ja) * | 1988-08-17 | 1995-05-15 | 株式会社東芝 | 電源配線構造の設計方法 |
JP2668981B2 (ja) * | 1988-09-19 | 1997-10-27 | 富士通株式会社 | 半導体集積回路 |
US5168342A (en) * | 1989-01-30 | 1992-12-01 | Hitachi, Ltd. | Semiconductor integrated circuit device and manufacturing method of the same |
EP0387812A3 (fr) * | 1989-03-14 | 1992-08-05 | Fujitsu Limited | Circuit intégré bipolaire ayant une structure à module de base |
JP2917434B2 (ja) * | 1989-09-08 | 1999-07-12 | セイコーエプソン株式会社 | マスタースライス集積回路装置 |
US5206529A (en) * | 1989-09-25 | 1993-04-27 | Nec Corporation | Semiconductor integrated circuit device |
AU4059099A (en) | 1998-06-30 | 2000-01-17 | Yoshimitsu Suda | Indication device |
WO2019121730A1 (fr) | 2017-12-18 | 2019-06-27 | Borealis Ag | Polyéthylène à faible mfr et à haute teneur en vinyle |
US11555083B2 (en) | 2017-12-18 | 2023-01-17 | Borealis Ag | Cable made from crosslinkable composition without antioxidant and with beneficial methane formation |
WO2019121727A1 (fr) | 2017-12-18 | 2019-06-27 | Borealis Ag | Polyéthylène à haute teneur en vinyle et à faible mfr |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3999214A (en) * | 1974-06-26 | 1976-12-21 | Ibm Corporation | Wireable planar integrated circuit chip structure |
US4006492A (en) * | 1975-06-23 | 1977-02-01 | International Business Machines Corporation | High density semiconductor chip organization |
US4161662A (en) * | 1976-01-22 | 1979-07-17 | Motorola, Inc. | Standardized digital logic chip |
JPS5915183B2 (ja) * | 1976-08-16 | 1984-04-07 | 株式会社日立製作所 | マトリツクス配線基板 |
JPS58142544A (ja) * | 1982-02-19 | 1983-08-24 | Hitachi Ltd | 半導体集積回路 |
JPS5979549A (ja) * | 1982-10-29 | 1984-05-08 | Toshiba Corp | 半導体集積回路 |
US4568961A (en) * | 1983-03-11 | 1986-02-04 | Rca Corporation | Variable geometry automated universal array |
JPS59207641A (ja) * | 1983-05-11 | 1984-11-24 | Hitachi Ltd | 集積回路 |
JPS60101951A (ja) * | 1983-11-08 | 1985-06-06 | Sanyo Electric Co Ltd | ゲ−トアレイ |
JPS6114734A (ja) * | 1984-06-29 | 1986-01-22 | Fujitsu Ltd | 半導体集積回路装置及びその製造方法 |
JPS6115346A (ja) * | 1984-06-30 | 1986-01-23 | Toshiba Corp | 半導体論理集積回路装置 |
EP0170052B1 (fr) * | 1984-07-02 | 1992-04-01 | Fujitsu Limited | Dispositif de circuit semi-conducteur du type à tranche maîtresse |
-
1986
- 1986-01-22 JP JP61012376A patent/JPH0785490B2/ja not_active Expired - Lifetime
-
1987
- 1987-01-21 US US07/006,502 patent/US4833520A/en not_active Expired - Lifetime
- 1987-01-21 EP EP87100819A patent/EP0231821B1/fr not_active Expired - Lifetime
- 1987-01-21 DE DE3751607T patent/DE3751607T2/de not_active Expired - Lifetime
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2019121721A1 (fr) | 2017-12-18 | 2019-06-27 | Borealis Ag | Composition réticulable avec antioxydant et formation de méthane et article |
Also Published As
Publication number | Publication date |
---|---|
EP0231821A2 (fr) | 1987-08-12 |
DE3751607D1 (de) | 1996-01-04 |
JPH0785490B2 (ja) | 1995-09-13 |
US4833520A (en) | 1989-05-23 |
JPS62169444A (ja) | 1987-07-25 |
EP0231821A3 (en) | 1990-04-04 |
DE3751607T2 (de) | 1996-07-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0231821B1 (fr) | Connexions d'alimentation dans un circuit intégré à semi-conducteur | |
EP0098163B1 (fr) | Puce comprenant une matrice de portes | |
US6987293B2 (en) | Semiconductor integrated circuit device and standard cell placement design method | |
EP0379330B1 (fr) | Circuit intégré avec assemblage de porte | |
US6271548B1 (en) | Master slice LSI and layout method for the same | |
US20150048425A1 (en) | Gate array architecture with multiple programmable regions | |
KR0142570B1 (ko) | 반도체 집적회로 장치 및 그 제조방법 | |
EP0074825B2 (fr) | Production de circuits intégrés par des méthodes à tranche maîtresse | |
US8788984B2 (en) | Gate array architecture with multiple programmable regions | |
US4525809A (en) | Integrated circuit | |
US6591406B2 (en) | Semiconductor apparatus including bypass capacitor having structure for making automatic design easy, and semiconductor apparatus layout method | |
EP0127100B1 (fr) | Dispositif de circuit intégré semi-conducteur | |
EP0182222B1 (fr) | Dispositif semi-conducteur à circuit intégré construit selon la technique "polycell" | |
KR960016177B1 (ko) | 마스터 슬라이스형 반도체 집적회로장치의 기본 셀 형성을 위한 트랜지스터 배치와 마스터 슬라이스형 반도체 집적회로장치 | |
CA1106980A (fr) | Circuit integre cellulaire et methode hierarchique | |
KR900003029B1 (ko) | 칩을 갖는 집적회로 장치 | |
KR20010029998A (ko) | 반도체 집적 회로 | |
EP0021661A1 (fr) | Dispositif semiconducteur du type "masterslice" | |
US4791609A (en) | Semiconductor integrated circuit device | |
EP0119059A2 (fr) | Circuit intégré semi-conducteur comportant une structure de matrice de portes | |
KR960008732B1 (ko) | 게이트 어레이(Gate array) 및 그것을 사용한 반도체 집적회로장치의 제조방법 | |
JPS6074647A (ja) | 半導体集積回路装置 | |
USH512H (en) | Automated universal array | |
EP0113828B1 (fr) | Plaquette semi-conductrice du type à tranche maîtresse comportant une cellule FET multi-fonctionnelle | |
JPH08186176A (ja) | 半導体集積回路装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 19870121 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR GB |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): DE FR GB |
|
17Q | First examination report despatched |
Effective date: 19920511 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB |
|
REF | Corresponds to: |
Ref document number: 3751607 Country of ref document: DE Date of ref document: 19960104 |
|
ET | Fr: translation filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: 732E |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: TP |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20060110 Year of fee payment: 20 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20060118 Year of fee payment: 20 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20060119 Year of fee payment: 20 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION Effective date: 20070120 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: PE20 |