DE69827099D1 - Ladungsgespeicherten Kondensator abtastende Halbleiterspeicheranordnung und Leseverfahren dafür - Google Patents

Ladungsgespeicherten Kondensator abtastende Halbleiterspeicheranordnung und Leseverfahren dafür

Info

Publication number
DE69827099D1
DE69827099D1 DE69827099T DE69827099T DE69827099D1 DE 69827099 D1 DE69827099 D1 DE 69827099D1 DE 69827099 T DE69827099 T DE 69827099T DE 69827099 T DE69827099 T DE 69827099T DE 69827099 D1 DE69827099 D1 DE 69827099D1
Authority
DE
Germany
Prior art keywords
charge
memory device
semiconductor memory
storage capacitor
method therefor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69827099T
Other languages
English (en)
Other versions
DE69827099T2 (de
Inventor
Tanaka Sumio
Ogiwara Ryu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Application granted granted Critical
Publication of DE69827099D1 publication Critical patent/DE69827099D1/de
Publication of DE69827099T2 publication Critical patent/DE69827099T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4091—Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/22—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using ferroelectric elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4094—Bit-line management or control circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Dram (AREA)
  • Semiconductor Memories (AREA)
DE69827099T 1997-11-18 1998-11-17 Ladungsgespeicherten Kondensator abtastende Halbleiterspeicheranordnung und Leseverfahren dafür Expired - Lifetime DE69827099T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP31713097 1997-11-18
JP31713097A JP3813715B2 (ja) 1997-11-18 1997-11-18 半導体記憶装置及びそのデータ読み出し方法

Publications (2)

Publication Number Publication Date
DE69827099D1 true DE69827099D1 (de) 2004-11-25
DE69827099T2 DE69827099T2 (de) 2005-03-24

Family

ID=18084783

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69827099T Expired - Lifetime DE69827099T2 (de) 1997-11-18 1998-11-17 Ladungsgespeicherten Kondensator abtastende Halbleiterspeicheranordnung und Leseverfahren dafür

Country Status (6)

Country Link
US (2) US6023438A (de)
EP (1) EP0917151B1 (de)
JP (1) JP3813715B2 (de)
KR (1) KR100315065B1 (de)
DE (1) DE69827099T2 (de)
TW (1) TW415071B (de)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6377494B1 (en) * 1999-07-07 2002-04-23 Seiko Epson Corporation Semiconductor device and electronic apparatus
US6411542B1 (en) * 1999-12-15 2002-06-25 Electronics And Telecommunications Research Institute Ferroelectric memory device having ferroelectric memory transistors connected to separate well lines
DE10017368B4 (de) 2000-04-07 2005-12-15 Infineon Technologies Ag Verfahren zum Betrieb eines integrierten Speichers
KR100381958B1 (ko) * 2000-10-30 2003-04-26 삼성전자주식회사 강유전체 램 장치
JP2003092364A (ja) * 2001-05-21 2003-03-28 Mitsubishi Electric Corp 半導体記憶装置
JP3776857B2 (ja) * 2001-10-16 2006-05-17 株式会社東芝 半導体集積回路装置
KR100448921B1 (ko) * 2002-05-21 2004-09-16 삼성전자주식회사 고속 강유전체 메모리 장치 및 그것의 기입 방법
KR100510737B1 (ko) * 2002-06-29 2005-08-30 매그나칩 반도체 유한회사 반도체 메모리 장치
JP4146680B2 (ja) * 2002-07-18 2008-09-10 松下電器産業株式会社 強誘電体記憶装置及びその読み出し方法
JP3760470B2 (ja) * 2004-01-06 2006-03-29 セイコーエプソン株式会社 記憶回路、半導体装置、及び電子機器
JP4452631B2 (ja) * 2005-01-21 2010-04-21 パトレネラ キャピタル リミテッド， エルエルシー メモリ
KR100702840B1 (ko) * 2005-07-13 2007-04-03 삼성전자주식회사 강유전체 메모리 장치 및 그에 따른 라이팅 구간 제어방법
US7813193B2 (en) * 2008-06-19 2010-10-12 Texas Instruments Incorporated Ferroelectric memory brake for screening and repairing bits
US9129703B2 (en) 2010-08-16 2015-09-08 Semiconductor Energy Laboratory Co., Ltd. Method for driving semiconductor memory device
JP2012160230A (ja) 2011-01-31 2012-08-23 Elpida Memory Inc 半導体装置
US10083731B2 (en) * 2016-03-11 2018-09-25 Micron Technology, Inc Memory cell sensing with storage component isolation
US10586583B2 (en) * 2018-03-08 2020-03-10 Cypress Semiconductor Corporation Ferroelectric random access memory sensing scheme
US10726191B2 (en) * 2018-09-28 2020-07-28 Taiwan Semiconductor Manufacturing Company Ltd. Method and system for manufacturing a semiconductor device
US11133041B1 (en) * 2020-04-13 2021-09-28 Wuxi Petabyte Technologies Co, Ltd. Memory and calibration and operation methods thereof for reading data in memory cells

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4873664A (en) * 1987-02-12 1989-10-10 Ramtron Corporation Self restoring ferroelectric memory
DE3887924T3 (de) * 1987-06-02 1999-08-12 Nat Semiconductor Corp Nichtflüchtige Speicheranordnung mit einem kapazitiven ferroelektrischen Speicherelement.
US5850366A (en) * 1997-07-24 1998-12-15 Texas Instruments Incorporated Memory array having dummy cells implemented using standard array cells
US5880989A (en) * 1997-11-14 1999-03-09 Ramtron International Corporation Sensing methodology for a 1T/1C ferroelectric memory

Also Published As

Publication number Publication date
US6288961B1 (en) 2001-09-11
TW415071B (en) 2000-12-11
DE69827099T2 (de) 2005-03-24
EP0917151A2 (de) 1999-05-19
US6023438A (en) 2000-02-08
KR19990045386A (ko) 1999-06-25
KR100315065B1 (ko) 2002-01-17
JP3813715B2 (ja) 2006-08-23
EP0917151B1 (de) 2004-10-20
EP0917151A3 (de) 2000-11-08
JPH11149785A (ja) 1999-06-02

Similar Documents

Publication Publication Date Title
DE69827099D1 (de) Ladungsgespeicherten Kondensator abtastende Halbleiterspeicheranordnung und Leseverfahren dafür
DE69942640D1 (de) Halbleiterspeichervorrichtung und Speicherverfahren dafür
DE69713856D1 (de) Integrierte Halbleiterspeicheranordnung und Kommunikationsverfahren dafür
DE69713855D1 (de) Integrierte Halbleiterspeicheranordnung und Kommunikationsverfahren dafür
DE69923694D1 (de) Abtastvorrichtung und -verfahren
DE69815600D1 (de) Ferroelektrische Speicheranordnung
DE69603632D1 (de) Halbleiter-Speicheranordnung
DE69518343T2 (de) Halbleiterspeicheranordnung
DE69521159D1 (de) Halbleiterspeicheranordnung
DE69629598D1 (de) Synchron-halbleiterspeichervorrichtung
DE69422901T2 (de) Halbleiterspeicheranordnung
DE69840486D1 (de) Halbleiterspeicher und Zugriffsverfahren hierauf
DE69512700D1 (de) Halbleiterspeicheranordnung
KR960012496A (ko) 반도체기억장치 및 그 제조방법
KR960012510A (ko) 반도체 메모리 장치
DE69600591T2 (de) Halbleiterspeicheranordnung
DE69828131D1 (de) Nichtflüchtige Halbleiterspeicheranordnung und Schreibverfahren dafür
DE69714379D1 (de) Integrierte Halbleiterspeicheranordnung und Kommunikationsverfahren dafür
DE69525921T2 (de) Abtastspeichervorrichtung und Fehlerkorrekturverfahren
DE69720873D1 (de) Speicherzugriffsverfahren und datenprozessor
DE69421108T2 (de) Halbleiterspeicheranordnung und Speicher-Initialisierungsverfahren
KR970004011A (ko) 반도체기억장치 및 그 제조방법
EE9900236A (et) Pooljuhtmälu initsialiseerimise meetod ja seade
DE69934762D1 (de) Bildleser und Bildleseverfahren
DE69421480T2 (de) Halbleiterspeicheranordnung und Betriebsverfahren dafür

Legal Events

Date Code Title Description
8364 No opposition during term of opposition