DE69632661D1 - Verfahren zum Trimmen einer Sicherung in einer integrierten Halbleiterschaltung - Google Patents

Verfahren zum Trimmen einer Sicherung in einer integrierten Halbleiterschaltung

Info

Publication number
DE69632661D1
DE69632661D1 DE69632661T DE69632661T DE69632661D1 DE 69632661 D1 DE69632661 D1 DE 69632661D1 DE 69632661 T DE69632661 T DE 69632661T DE 69632661 T DE69632661 T DE 69632661T DE 69632661 D1 DE69632661 D1 DE 69632661D1
Authority
DE
Germany
Prior art keywords
trimming
fuse
integrated circuit
semiconductor integrated
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69632661T
Other languages
English (en)
Other versions
DE69632661T2 (de
Inventor
Hideyuki Fukuhara
Shigeo Ashigaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Application granted granted Critical
Publication of DE69632661D1 publication Critical patent/DE69632661D1/de
Publication of DE69632661T2 publication Critical patent/DE69632661T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
    • H01L23/5256—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising fuses, i.e. connections having their state changed from conductive to non-conductive
    • H01L23/5258—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising fuses, i.e. connections having their state changed from conductive to non-conductive the change of state resulting from the use of an external beam, e.g. laser beam or ion beam
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/055—Fuse
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/926—Dummy metallization

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
DE69632661T 1995-03-30 1996-03-27 Verfahren zum Trimmen einer Sicherung in einer integrierten Halbleiterschaltung Expired - Lifetime DE69632661T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US413651 1982-09-01
US41365195A 1995-03-30 1995-03-30

Publications (2)

Publication Number Publication Date
DE69632661D1 true DE69632661D1 (de) 2004-07-15
DE69632661T2 DE69632661T2 (de) 2004-10-14

Family

ID=23638087

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69632661T Expired - Lifetime DE69632661T2 (de) 1995-03-30 1996-03-27 Verfahren zum Trimmen einer Sicherung in einer integrierten Halbleiterschaltung

Country Status (6)

Country Link
US (2) US5650355A (de)
EP (1) EP0735583B1 (de)
JP (1) JPH08274175A (de)
KR (1) KR100422292B1 (de)
DE (1) DE69632661T2 (de)
TW (1) TW315519B (de)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100294346B1 (ko) 1998-11-07 2001-07-12 허인구 제거가능한 토목용 앵커
US6518140B2 (en) * 1998-11-07 2003-02-11 Samsung Electronics Co., Ltd. Manufacturing methods for defect removable semiconductor devices
US6633055B2 (en) 1999-04-30 2003-10-14 International Business Machines Corporation Electronic fuse structure and method of manufacturing
US6124165A (en) * 1999-05-26 2000-09-26 Vanguard International Semiconductor Corporation Method for making openings in a passivation layer over polycide fuses using a single mask while forming reliable tungsten via plugs on DRAMs
DE10123686C1 (de) 2001-05-15 2003-03-20 Infineon Technologies Ag Verfahren zur Herstellung eines elektronischen Bauelements, insbesondere eines Speicherchips und dadurch hergestelltes elektronische Bauelement
DE10344502A1 (de) * 2003-09-24 2005-05-04 Infineon Technologies Ag Verfahren zum Aufbringen von Schutzschichten auf Fuse-Leitbahnen
KR100500458B1 (ko) * 2003-10-07 2005-07-18 삼성전자주식회사 반도체 장치의 퓨즈박스 및 그 제조방법
US20050250256A1 (en) * 2004-05-04 2005-11-10 Bing-Chang Wu Semiconductor device and fabricating method thereof
US20050285222A1 (en) * 2004-06-29 2005-12-29 Kong-Beng Thei New fuse structure
DE102004031465A1 (de) * 2004-06-30 2005-09-08 Infineon Technologies Ag Verfahren zum Bilden einer Umverdrahtungsleitung auf einer Oberfläche einer integrierten Schaltung sowie integrierte Schaltung mit einer Umverdrahtung
US20060163734A1 (en) * 2005-01-24 2006-07-27 Taiwan Semiconductor Manufacturing Company, Ltd. Fuse structure and method for making the same
KR20090070826A (ko) * 2007-12-27 2009-07-01 주식회사 하이닉스반도체 퓨즈를 구비한 반도체 소자 및 그 제조 방법

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5847596Y2 (ja) * 1979-09-05 1983-10-29 富士通株式会社 半導体装置
US4608668A (en) * 1981-09-03 1986-08-26 Tokyo Shibaura Denki Kabushiki Kaisha Semiconductor device
JPS6122650A (ja) * 1984-07-11 1986-01-31 Hitachi Ltd 欠陥救済方法および装置
US4665295A (en) * 1984-08-02 1987-05-12 Texas Instruments Incorporated Laser make-link programming of semiconductor devices
US4714949A (en) * 1984-09-28 1987-12-22 Texas Instruments Incorporated Electrostatic discharge protection using thin nickel fuse
JPH0719842B2 (ja) * 1985-05-23 1995-03-06 三菱電機株式会社 半導体装置の冗長回路
JPS63283040A (ja) * 1987-05-15 1988-11-18 Toshiba Corp 半導体装置
US5017510A (en) * 1987-06-01 1991-05-21 Texas Instruments Incorporated Method of making a scalable fuse link element
US4853758A (en) * 1987-08-12 1989-08-01 American Telephone And Telegraph Company, At&T Bell Laboratories Laser-blown links
JPH02109341A (ja) * 1988-10-19 1990-04-23 Fuji Xerox Co Ltd 薄膜トランジスタの製造方法
US5252844A (en) * 1988-11-17 1993-10-12 Mitsubishi Denki Kabushiki Kaisha Semiconductor device having a redundant circuit and method of manufacturing thereof
US5025300A (en) * 1989-06-30 1991-06-18 At&T Bell Laboratories Integrated circuits having improved fusible links
US5015604A (en) * 1989-08-18 1991-05-14 North American Philips Corp., Signetics Division Fabrication method using oxidation to control size of fusible link
JP2816394B2 (ja) * 1989-10-24 1998-10-27 セイコークロック株式会社 半導体装置
JP2988075B2 (ja) * 1991-10-19 1999-12-06 日本電気株式会社 半導体装置
US5326709A (en) * 1991-12-19 1994-07-05 Samsung Electronics Co., Ltd. Wafer testing process of a semiconductor device comprising a redundancy circuit
US5270251A (en) * 1993-02-25 1993-12-14 Massachusetts Institute Of Technology Incoherent radiation regulated voltage programmable link
DE69421738T2 (de) * 1993-04-01 2000-06-29 Advanced Micro Devices Inc Halbleiter-Schmelzsicherungstrukturen
US5430595A (en) * 1993-10-15 1995-07-04 Intel Corporation Electrostatic discharge protection circuit

Also Published As

Publication number Publication date
JPH08274175A (ja) 1996-10-18
US5650355A (en) 1997-07-22
EP0735583B1 (de) 2004-06-09
US6331739B1 (en) 2001-12-18
KR100422292B1 (ko) 2004-06-16
EP0735583A2 (de) 1996-10-02
TW315519B (de) 1997-09-11
DE69632661T2 (de) 2004-10-14
EP0735583A3 (de) 1997-05-21

Similar Documents

Publication Publication Date Title
DE69528084D1 (de) Verfahren zum Entwurf einer integrierten Halbleiter-Schaltung
DE59712859D1 (de) Verfahren zum Instantiieren einer versionsbehafteten Klasse
DE69831586D1 (de) Schaltung und verfahren zum konfigurieren und registrieren einer kryptografischen vorrichtung
DE69726668D1 (de) Verfahren und Vorrichtung zur Prüfung einer Speicherschaltung in einer Halbleitereinrichtung
DE69836401D1 (de) Verfahren zur Herstellung einer Halbleiteranordnung
DE59610212D1 (de) Schaltungseinheit und Verfahren zur Herstellung einer Schaltungseinheit
DE69334194D1 (de) Verfahren zum Erzeugen einer Halbleitervorrichtung
DE69518793T2 (de) Herstellungsverfahren für eine Halbleitervorrichtung
DE69128140D1 (de) Halbleiteranordnung mit einer Schaltungsplatte zum Zusammenschalten und Verfahren zur Herstellung
DE69727275D1 (de) Verfahren und Vorrichtung zum Herstellen einer Kunststofflinse
DE69526486T2 (de) Verfahren zum Herstellen einer Kontaktfläche in einer integrierten Schaltung
ATE246081T1 (de) Verfahren zum verpacken
DE69826283D1 (de) Verfahren zum bewahren von elementen in einer datenbank
DE69523557T2 (de) Verfahren zum stitchbonden von drähten an integrierten schaltungsbondflächen
DE69724192D1 (de) Verfahren zum Ätzen von Polyzidstrukturen
DE69632661D1 (de) Verfahren zum Trimmen einer Sicherung in einer integrierten Halbleiterschaltung
DE69508713D1 (de) Verfahren zur Kennzeichnung von integrierten Schaltungen mit einem Laser
DE69211850T2 (de) Verfahren zum löten
DE69712080T2 (de) Herstellungsverfahren für eine halbleitervorrichtung
DE69722661D1 (de) Verfahren zur herstellung einer halbleitervorrichtung
DE69730064D1 (de) Prozess zum Takten einer integrierten Schaltung
DE69600364T2 (de) Vorrichtung zur Inbetriebnahme einer Halbleiterschaltung
DE59705802D1 (de) Verfahren und verbindungsanordnung zum herstellen einer chipkarte
DE59602071D1 (de) Schaltungsplatine sowie Verfahren zum Herstellen einer Schaltungsplatine
DE69625007D1 (de) Halbleiterelement-Herstellungsverfahren

Legal Events

Date Code Title Description
8364 No opposition during term of opposition