DE69616710T2 - Halbleiterspeicher - Google Patents

Halbleiterspeicher

Info

Publication number
DE69616710T2
DE69616710T2 DE69616710T DE69616710T DE69616710T2 DE 69616710 T2 DE69616710 T2 DE 69616710T2 DE 69616710 T DE69616710 T DE 69616710T DE 69616710 T DE69616710 T DE 69616710T DE 69616710 T2 DE69616710 T2 DE 69616710T2
Authority
DE
Germany
Prior art keywords
data
input
address
outside
inputted
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69616710T
Other languages
German (de)
English (en)
Other versions
DE69616710D1 (de
Inventor
Mamoru Fujita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Electronics Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Application granted granted Critical
Publication of DE69616710D1 publication Critical patent/DE69616710D1/de
Publication of DE69616710T2 publication Critical patent/DE69616710T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1087—Data input latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1093—Input synchronization
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1018—Serial bit line access mode, e.g. using bit line address shift registers, bit line address counters, bit line burst counters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
DE69616710T 1995-08-11 1996-08-02 Halbleiterspeicher Expired - Fee Related DE69616710T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7206094A JP2817672B2 (ja) 1995-08-11 1995-08-11 半導体メモリ

Publications (2)

Publication Number Publication Date
DE69616710D1 DE69616710D1 (de) 2001-12-13
DE69616710T2 true DE69616710T2 (de) 2002-08-22

Family

ID=16517712

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69616710T Expired - Fee Related DE69616710T2 (de) 1995-08-11 1996-08-02 Halbleiterspeicher

Country Status (7)

Country Link
US (1) US5768212A (enExample)
EP (1) EP0762427B1 (enExample)
JP (1) JP2817672B2 (enExample)
KR (1) KR100194571B1 (enExample)
CN (1) CN1106019C (enExample)
DE (1) DE69616710T2 (enExample)
TW (1) TW318904B (enExample)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5978281A (en) * 1999-01-04 1999-11-02 International Business Machines Corporation Method and apparatus for preventing postamble corruption within a memory system
US6081479A (en) * 1999-06-15 2000-06-27 Infineon Technologies North America Corp. Hierarchical prefetch for semiconductor memories
US6775759B2 (en) 2001-12-07 2004-08-10 Micron Technology, Inc. Sequential nibble burst ordering for data
US20040194500A1 (en) * 2003-04-03 2004-10-07 Broadway Entertainment, Inc. Article of jewelry
US7652922B2 (en) * 2005-09-30 2010-01-26 Mosaid Technologies Incorporated Multiple independent serial link memory
KR101293365B1 (ko) 2005-09-30 2013-08-05 모사이드 테크놀로지스 인코퍼레이티드 출력 제어 메모리
US20070076502A1 (en) 2005-09-30 2007-04-05 Pyeon Hong B Daisy chain cascading devices
US11948629B2 (en) 2005-09-30 2024-04-02 Mosaid Technologies Incorporated Non-volatile memory device with concurrent bank operations
US7688652B2 (en) * 2007-07-18 2010-03-30 Mosaid Technologies Incorporated Storage of data in memory via packet strobing
US8825967B2 (en) 2011-12-08 2014-09-02 Conversant Intellectual Property Management Inc. Independent write and read control in serially-connected devices
US9384851B2 (en) * 2014-02-06 2016-07-05 SK Hynix Inc. Semiconductor devices and semiconductor systems including the same
JP6468763B2 (ja) * 2014-09-08 2019-02-13 ラピスセミコンダクタ株式会社 データ処理装置
CN109745693A (zh) * 2018-12-08 2019-05-14 郑州工业应用技术学院 一种跳高高度自动显示装置

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4775990A (en) * 1984-01-18 1988-10-04 Sharp Kabushiki Kaisha Serial-to-parallel converter
JPS6139297A (ja) * 1984-07-30 1986-02-25 Nec Corp 半導体集積回路
JP2696026B2 (ja) * 1991-11-21 1998-01-14 株式会社東芝 半導体記憶装置
US5610864A (en) * 1994-12-23 1997-03-11 Micron Technology, Inc. Burst EDO memory device with maximized write cycle timing

Also Published As

Publication number Publication date
EP0762427B1 (en) 2001-11-07
JP2817672B2 (ja) 1998-10-30
CN1106019C (zh) 2003-04-16
EP0762427A1 (en) 1997-03-12
JPH0955089A (ja) 1997-02-25
KR100194571B1 (ko) 1999-06-15
US5768212A (en) 1998-06-16
CN1147135A (zh) 1997-04-09
TW318904B (enExample) 1997-11-01
KR970012754A (ko) 1997-03-29
DE69616710D1 (de) 2001-12-13

Similar Documents

Publication Publication Date Title
DE3724317C2 (enExample)
DE69804108T2 (de) Zweischritt-befehlspuffer für speicheranordnung und verfahren und speicheranordnung und rechnersystem unter verwendung desselben
DE69029479T2 (de) Hochleistungsspeichersystem
DE69333319T2 (de) Datenverarbeitungssystem mit synchronem, dynamischem Speicher in integrierter Schaltkreistechnik
DE69232458T2 (de) Programmierbare Zeitsteuerung für Speicher
DE68922975T2 (de) Speichereinheit mit zwei Toren.
DE19963497B4 (de) SDRAM und Verfahren für die Durchführung von Datenleseoperationen in einem DDR-SDRAM
DE69923769T2 (de) Asynchrones halbleiterspeicher-fliessband
DE19860650B4 (de) Synchrone Halbleiter-Speichervorrichtung mit einer Chip-Satz-Speichersteuervorrichtung mit Datenausblend-Maskenfunktion
DE69535672T2 (de) Synchrone NAND DRAM Architektur
DE69422120T2 (de) Synchroner dynamischer Speicher mit wahlfreiem Zugriff
DE69330819T2 (de) Synchrone LSI-Speicheranordnung
DE69621280T2 (de) Speichergerätschaltkreis und Verfahren zur gleichzeitigen Adressierung der Spalten einer Vielzahl von Banken einer Vielzahlbankspeicheranordnung
DE69616710T2 (de) Halbleiterspeicher
DE68920419T2 (de) Verfahren und Anordnung für eine leistungsfähige DRAM-Steuerung.
DE19807298A1 (de) Synchrone Halbleiterspeichereinrichtung
DE102009020758B4 (de) Halbleiterspeicherbauelement und zugehöriges Zugriffsverfahren
DE112007003069T5 (de) Mit Hochgeschwindigkeit arbeitende, aufgefächerte Systemarchitektur und Eingabe/Ausgabe-Schaltungen für nicht flüchtigen Speicher
DE19645437A1 (de) Synchronhalbleiterspeichereinrichtung mit einer internen Schaltungseinrichtung, die nur dann betriebsberechtigt ist, wenn in normaler Reihenfolge Befehle angelegt sind
DE10125724B4 (de) Speichersystem, Speicherbauelement und Speicherdatenzugriffsverfahren
DE19951677A1 (de) Halbleiterspeichervorrichtung
DE69130932T2 (de) Speichersystem
DE19738893A1 (de) Schaltsignalgenerator und diesen verwendendes, synchrones SRAM
DE69330923T2 (de) Verschachteltes Speichersystem
DE19752664C2 (de) Synchrone Halbleitervorrichtung mit Speicherchips in einem Modul zur Steuerung eines Freigabesignals als Auslöser beim Lesen von Daten

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: NEC ELECTRONICS CORP., KAWASAKI, KANAGAWA, JP

8339 Ceased/non-payment of the annual fee