CN1106019C - 半导体存储器 - Google Patents

半导体存储器 Download PDF

Info

Publication number
CN1106019C
CN1106019C CN96109239A CN96109239A CN1106019C CN 1106019 C CN1106019 C CN 1106019C CN 96109239 A CN96109239 A CN 96109239A CN 96109239 A CN96109239 A CN 96109239A CN 1106019 C CN1106019 C CN 1106019C
Authority
CN
China
Prior art keywords
data
circuit
pulse
produces
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN96109239A
Other languages
English (en)
Chinese (zh)
Other versions
CN1147135A (zh
Inventor
藤田真盛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of CN1147135A publication Critical patent/CN1147135A/zh
Application granted granted Critical
Publication of CN1106019C publication Critical patent/CN1106019C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1087—Data input latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1093—Input synchronization
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1018—Serial bit line access mode, e.g. using bit line address shift registers, bit line address counters, bit line burst counters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
CN96109239A 1995-08-11 1996-08-09 半导体存储器 Expired - Fee Related CN1106019C (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP206094/95 1995-08-11
JP206094/1995 1995-08-11
JP7206094A JP2817672B2 (ja) 1995-08-11 1995-08-11 半導体メモリ

Publications (2)

Publication Number Publication Date
CN1147135A CN1147135A (zh) 1997-04-09
CN1106019C true CN1106019C (zh) 2003-04-16

Family

ID=16517712

Family Applications (1)

Application Number Title Priority Date Filing Date
CN96109239A Expired - Fee Related CN1106019C (zh) 1995-08-11 1996-08-09 半导体存储器

Country Status (7)

Country Link
US (1) US5768212A (enExample)
EP (1) EP0762427B1 (enExample)
JP (1) JP2817672B2 (enExample)
KR (1) KR100194571B1 (enExample)
CN (1) CN1106019C (enExample)
DE (1) DE69616710T2 (enExample)
TW (1) TW318904B (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105406874A (zh) * 2014-09-08 2016-03-16 拉碧斯半导体株式会社 数据处理装置

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5978281A (en) * 1999-01-04 1999-11-02 International Business Machines Corporation Method and apparatus for preventing postamble corruption within a memory system
US6081479A (en) * 1999-06-15 2000-06-27 Infineon Technologies North America Corp. Hierarchical prefetch for semiconductor memories
US6775759B2 (en) 2001-12-07 2004-08-10 Micron Technology, Inc. Sequential nibble burst ordering for data
US20040194500A1 (en) * 2003-04-03 2004-10-07 Broadway Entertainment, Inc. Article of jewelry
US7652922B2 (en) * 2005-09-30 2010-01-26 Mosaid Technologies Incorporated Multiple independent serial link memory
KR101293365B1 (ko) 2005-09-30 2013-08-05 모사이드 테크놀로지스 인코퍼레이티드 출력 제어 메모리
US20070076502A1 (en) 2005-09-30 2007-04-05 Pyeon Hong B Daisy chain cascading devices
US11948629B2 (en) 2005-09-30 2024-04-02 Mosaid Technologies Incorporated Non-volatile memory device with concurrent bank operations
US7688652B2 (en) * 2007-07-18 2010-03-30 Mosaid Technologies Incorporated Storage of data in memory via packet strobing
US8825967B2 (en) 2011-12-08 2014-09-02 Conversant Intellectual Property Management Inc. Independent write and read control in serially-connected devices
US9384851B2 (en) * 2014-02-06 2016-07-05 SK Hynix Inc. Semiconductor devices and semiconductor systems including the same
CN109745693A (zh) * 2018-12-08 2019-05-14 郑州工业应用技术学院 一种跳高高度自动显示装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4775990A (en) * 1984-01-18 1988-10-04 Sharp Kabushiki Kaisha Serial-to-parallel converter
US5305284A (en) * 1991-11-21 1994-04-19 Kabushiki Kaisha Toshiba Semiconductor memory device

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6139297A (ja) * 1984-07-30 1986-02-25 Nec Corp 半導体集積回路
US5610864A (en) * 1994-12-23 1997-03-11 Micron Technology, Inc. Burst EDO memory device with maximized write cycle timing

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4775990A (en) * 1984-01-18 1988-10-04 Sharp Kabushiki Kaisha Serial-to-parallel converter
US5305284A (en) * 1991-11-21 1994-04-19 Kabushiki Kaisha Toshiba Semiconductor memory device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105406874A (zh) * 2014-09-08 2016-03-16 拉碧斯半导体株式会社 数据处理装置
CN105406874B (zh) * 2014-09-08 2021-03-19 拉碧斯半导体株式会社 数据处理装置

Also Published As

Publication number Publication date
EP0762427B1 (en) 2001-11-07
JP2817672B2 (ja) 1998-10-30
EP0762427A1 (en) 1997-03-12
JPH0955089A (ja) 1997-02-25
KR100194571B1 (ko) 1999-06-15
US5768212A (en) 1998-06-16
CN1147135A (zh) 1997-04-09
TW318904B (enExample) 1997-11-01
DE69616710T2 (de) 2002-08-22
KR970012754A (ko) 1997-03-29
DE69616710D1 (de) 2001-12-13

Similar Documents

Publication Publication Date Title
US5883855A (en) High speed semiconductor memory with burst mode
US7447805B2 (en) Buffer chip and method for controlling one or more memory arrangements
US7178001B2 (en) Semiconductor memory asynchronous pipeline
US6519675B1 (en) Two step memory device command buffer apparatus and method and memory devices and computer systems using same
CN1656463A (zh) 脉冲串长度比预取长度短的存储器系统
CN1106019C (zh) 半导体存储器
CN1637935A (zh) 具有外部数据加载信号的存储器件及其串并数据预取方法
CN1244018A (zh) 同步猝发半导体存储器件
JP3271591B2 (ja) 半導体記憶装置
US6539454B2 (en) Semiconductor memory asynchronous pipeline
TWI226535B (en) Sequential nibble burst ordering for data
US11467965B2 (en) Processing-in-memory (PIM) device
CN1504900A (zh) 自内存读取数据的控制电路及其方法
JP2817685B2 (ja) 半導体メモリ
EP1028427B1 (en) Hierarchical prefetch for semiconductor memories
US6118682A (en) Method and apparatus for reading multiple matched addresses
JPH10134576A (ja) 半導体メモリ装置
EP1416494A2 (en) Semiconductor memory capable of performing high-speed processing
US11422803B2 (en) Processing-in-memory (PIM) device
JPH0528751A (ja) 半導体記憶装置

Legal Events

Date Code Title Description
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C06 Publication
PB01 Publication
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: NEC ELECTRONICS TAIWAN LTD.

Free format text: FORMER OWNER: NIPPON ELECTRIC CO., LTD.

Effective date: 20030718

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20030718

Address after: Kanagawa, Japan

Patentee after: NEC Corp.

Address before: Tokyo, Japan

Patentee before: NEC Corp.

C19 Lapse of patent right due to non-payment of the annual fee
CF01 Termination of patent right due to non-payment of annual fee