DE69321266T2 - Halbleiteranordnung mit Überchipanschlüssen - Google Patents

Halbleiteranordnung mit Überchipanschlüssen

Info

Publication number
DE69321266T2
DE69321266T2 DE69321266T DE69321266T DE69321266T2 DE 69321266 T2 DE69321266 T2 DE 69321266T2 DE 69321266 T DE69321266 T DE 69321266T DE 69321266 T DE69321266 T DE 69321266T DE 69321266 T2 DE69321266 T2 DE 69321266T2
Authority
DE
Germany
Prior art keywords
overchip
connections
semiconductor device
semiconductor
overchip connections
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69321266T
Other languages
English (en)
Other versions
DE69321266D1 (de
Inventor
Charles G Bigler
David D Afshar
James J Casto
Michael B Mcshane
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=25255779&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=DE69321266(T2) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Motorola Inc filed Critical Motorola Inc
Application granted granted Critical
Publication of DE69321266D1 publication Critical patent/DE69321266D1/de
Publication of DE69321266T2 publication Critical patent/DE69321266T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/4826—Connecting between the body and an opposite side of the item with respect to the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S228/00—Metal fusion bonding
    • Y10S228/904—Wire bonding
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49121—Beam lead frame or beam lead device

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Die Bonding (AREA)
DE69321266T 1992-02-03 1993-01-25 Halbleiteranordnung mit Überchipanschlüssen Expired - Lifetime DE69321266T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US82987092A 1992-02-03 1992-02-03

Publications (2)

Publication Number Publication Date
DE69321266D1 DE69321266D1 (de) 1998-11-05
DE69321266T2 true DE69321266T2 (de) 1999-04-29

Family

ID=25255779

Family Applications (2)

Application Number Title Priority Date Filing Date
DE69321266T Expired - Lifetime DE69321266T2 (de) 1992-02-03 1993-01-25 Halbleiteranordnung mit Überchipanschlüssen
DE69332191T Expired - Lifetime DE69332191T2 (de) 1992-02-03 1993-01-25 Halbleiteranordnung mit Überchipanschlüssen

Family Applications After (1)

Application Number Title Priority Date Filing Date
DE69332191T Expired - Lifetime DE69332191T2 (de) 1992-02-03 1993-01-25 Halbleiteranordnung mit Überchipanschlüssen

Country Status (6)

Country Link
US (2) US5455200A (de)
EP (2) EP0843356B1 (de)
JP (1) JP3161128B2 (de)
KR (1) KR100276781B1 (de)
DE (2) DE69321266T2 (de)
SG (1) SG46298A1 (de)

Families Citing this family (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR950005269B1 (ko) * 1992-07-29 1995-05-22 삼성전자주식회사 반도체 패키지 구조 및 제조방법
JPH07130788A (ja) * 1993-09-09 1995-05-19 Mitsubishi Electric Corp 半導体集積回路装置
JP2735509B2 (ja) * 1994-08-29 1998-04-02 アナログ デバイセス インコーポレーテッド 改善された熱放散を備えたｉｃパッケージ
JP2908255B2 (ja) * 1994-10-07 1999-06-21 日本電気株式会社 半導体装置
JPH08306853A (ja) * 1995-05-09 1996-11-22 Fujitsu Ltd 半導体装置及びその製造方法及びリードフレームの製造方法
TW315491B (en) * 1995-07-31 1997-09-11 Micron Technology Inc Apparatus for applying adhesive tape for semiconductor packages
US6281044B1 (en) 1995-07-31 2001-08-28 Micron Technology, Inc. Method and system for fabricating semiconductor components
JP3304720B2 (ja) * 1995-10-31 2002-07-22 日立電線株式会社 リードフレームへの接着剤塗布方法
US5796159A (en) * 1995-11-30 1998-08-18 Analog Devices, Inc. Thermally efficient integrated circuit package
US5843809A (en) * 1996-01-24 1998-12-01 Lsi Logic Corporation Lead frames for trench drams
JP3488570B2 (ja) * 1996-03-29 2004-01-19 ローム株式会社 Ｌｅｄ発光装置およびこれを用いた面発光照明装置
US5733800A (en) 1996-05-21 1998-03-31 Micron Technology, Inc. Underfill coating for LOC package
US6384333B1 (en) 1996-05-21 2002-05-07 Micron Technology, Inc. Underfill coating for LOC package
TW335545B (en) * 1996-06-12 1998-07-01 Hitachi Cable Lead frame, method of making the same and semiconductor device using the same
US6020748A (en) * 1996-07-03 2000-02-01 Vanguard International Semiconductor Corporation Method and apparatus for conducting failure analysis on IC chip package
DE19629767C2 (de) * 1996-07-23 2003-11-27 Infineon Technologies Ag Anschlußrahmen für Halbleiter-Chips und Halbeiter-Modul
US5736432A (en) * 1996-09-20 1998-04-07 National Semiconductor Corporation Lead frame with lead finger locking feature and method for making same
JPH10242360A (ja) * 1997-02-25 1998-09-11 Oki Electric Ind Co Ltd 半導体装置
KR100227120B1 (ko) * 1997-02-28 1999-10-15 윤종용 엘오씨(loc)리드와 표준형 리드가 복합된 구조를 갖는 반도체 칩 패키지
JP3638750B2 (ja) * 1997-03-25 2005-04-13 株式会社ルネサステクノロジ 半導体装置
US6271582B1 (en) * 1997-04-07 2001-08-07 Micron Technology, Inc. Interdigitated leads-over-chip lead frame, device, and method for supporting an integrated circuit die
US6008996A (en) * 1997-04-07 1999-12-28 Micron Technology, Inc. Interdigitated leads-over-chip lead frame, device, and method for supporting an integrated circuit die
JP2891233B2 (ja) * 1997-04-11 1999-05-17 日本電気株式会社 半導体装置
DE19715739A1 (de) * 1997-04-16 1998-10-22 Mci Computer Gmbh Halbleiter-Bauelement
US6144089A (en) 1997-11-26 2000-11-07 Micron Technology, Inc. Inner-digitized bond fingers on bus bars of semiconductor device package
US6268643B1 (en) * 1997-12-22 2001-07-31 Texas Instruments Incorporated Lead frame device for delivering electrical power to a semiconductor die
US6509632B1 (en) 1998-01-30 2003-01-21 Micron Technology, Inc. Method of fabricating a redundant pinout configuration for signal enhancement in an IC package
US6335225B1 (en) 1998-02-20 2002-01-01 Micron Technology, Inc. High density direct connect LOC assembly
US6114756A (en) * 1998-04-01 2000-09-05 Micron Technology, Inc. Interdigitated capacitor design for integrated circuit leadframes
US6117797A (en) 1998-09-03 2000-09-12 Micron Technology, Inc. Attachment method for heat sinks and devices involving removal of misplaced encapsulant
US6977214B2 (en) * 1998-12-11 2005-12-20 Micron Technology, Inc. Die paddle clamping method for wire bond enhancement
DE19900464A1 (de) * 1999-01-08 2000-04-20 Siemens Ag Bauelement und Verfahren zur Herstellung eines Bauelementes
DE10158770B4 (de) 2001-11-29 2006-08-03 Infineon Technologies Ag Leiterrahmen und Bauelement mit einem Leiterrahmen
US7005729B2 (en) * 2002-04-24 2006-02-28 Intel Corporation Device packaging using tape automated bonding (TAB) strip bonded to strip carrier frame
JP4387654B2 (ja) * 2002-10-10 2009-12-16 パナソニック株式会社 半導体装置およびその製造方法
US7012324B2 (en) * 2003-09-12 2006-03-14 Freescale Semiconductor, Inc. Lead frame with flag support structure
DE102004020172A1 (de) * 2004-04-24 2005-11-24 Robert Bosch Gmbh Monolithischer Regler für die Generatoreinheit eines Kraftfahrzeugs
US7466013B2 (en) * 2005-12-15 2008-12-16 Etron Technology, Inc. Semiconductor die structure featuring a triple pad organization
KR100900229B1 (ko) 2006-12-01 2009-06-02 주식회사 하이닉스반도체 Ｆｂｇａ 패키지
US7829997B2 (en) * 2007-04-04 2010-11-09 Freescale Semiconductor, Inc. Interconnect for chip level power distribution
CN101675518B (zh) * 2007-05-10 2012-12-05 飞思卡尔半导体公司 芯片上功率引线球栅阵列封装
US8791582B2 (en) 2010-07-28 2014-07-29 Freescale Semiconductor, Inc. Integrated circuit package with voltage distributor
KR101796116B1 (ko) 2010-10-20 2017-11-10 삼성전자 주식회사 반도체 장치, 이를 포함하는 메모리 모듈, 메모리 시스템 및 그 동작방법
US8957510B2 (en) 2013-07-03 2015-02-17 Freescale Semiconductor, Inc. Using an integrated circuit die configuration for package height reduction

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3685137A (en) * 1971-05-13 1972-08-22 Rca Corp Method for manufacturing wire bonded integrated circuit devices
US4583676A (en) * 1982-05-03 1986-04-22 Motorola, Inc. Method of wire bonding a semiconductor die and apparatus therefor
US4595945A (en) * 1983-10-21 1986-06-17 At&T Bell Laboratories Plastic package with lead frame crossunder
US4612564A (en) * 1984-06-04 1986-09-16 At&T Bell Laboratories Plastic integrated circuit package
US4600138A (en) * 1984-07-25 1986-07-15 Hughes Aircraft Company Bonding tool and clamp assembly and wire handling method
JPH06105721B2 (ja) * 1985-03-25 1994-12-21 日立超エル・エス・アイエンジニアリング株式会社 半導体装置
US4862245A (en) * 1985-04-18 1989-08-29 International Business Machines Corporation Package semiconductor chip
US4796078A (en) * 1987-06-15 1989-01-03 International Business Machines Corporation Peripheral/area wire bonding technique
US4821945A (en) * 1987-07-01 1989-04-18 International Business Machines Single lead automatic clamping and bonding system
US4987474A (en) * 1987-09-18 1991-01-22 Hitachi, Ltd. Semiconductor device and method of manufacturing the same
JP2706077B2 (ja) * 1988-02-12 1998-01-28 株式会社日立製作所 樹脂封止型半導体装置及びその製造方法
US4937656A (en) * 1988-04-22 1990-06-26 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
JPH02137250A (ja) * 1988-11-17 1990-05-25 Mitsubishi Electric Corp 半導体装置の製造方法及び半導体装置
US4916519A (en) * 1989-05-30 1990-04-10 International Business Machines Corporation Semiconductor package
DE69033280T2 (de) * 1989-06-30 1999-12-30 Texas Instruments Inc Anschlussrahmen mit ausgeglichener Kapazität für integrierte Schaltungen
JPH088330B2 (ja) * 1989-07-19 1996-01-29 日本電気株式会社 Ｌｏｃ型リードフレームを備えた半導体集積回路装置
US4965654A (en) * 1989-10-30 1990-10-23 International Business Machines Corporation Semiconductor package with ground plane
JPH04348045A (ja) * 1990-05-20 1992-12-03 Hitachi Ltd 半導体装置及びその製造方法
US5035034A (en) * 1990-07-16 1991-07-30 Motorola, Inc. Hold-down clamp with mult-fingered interchangeable insert for wire bonding semiconductor lead frames
DE4030771B4 (de) * 1990-09-28 2005-09-08 Infineon Technologies Ag Halbleiterbauelement mit einem in einem Kunststoffgehäuse eingebetteten Halbleiterchip
JPH04181749A (ja) * 1990-11-16 1992-06-29 Sumitomo Metal Mining Co Ltd ２層ｔａｂ製造用フォトマスク
KR940002771Y1 (ko) * 1991-05-14 1994-04-23 금성일렉트론 주식회사 리드 프레임의 인너리드 클램프장치

Also Published As

Publication number Publication date
DE69332191T2 (de) 2002-12-12
EP0554742A2 (de) 1993-08-11
KR100276781B1 (ko) 2001-01-15
KR930018704A (ko) 1993-09-22
DE69321266D1 (de) 1998-11-05
EP0554742A3 (en) 1993-09-08
DE69332191D1 (de) 2002-09-12
JP3161128B2 (ja) 2001-04-25
EP0554742B1 (de) 1998-09-30
EP0843356A3 (de) 1998-10-28
US5381036A (en) 1995-01-10
US5455200A (en) 1995-10-03
EP0843356A2 (de) 1998-05-20
JPH05275606A (ja) 1993-10-22
SG46298A1 (en) 1998-02-20
EP0843356B1 (de) 2002-08-07

Similar Documents

Publication Publication Date Title
DE69321266T2 (de) Halbleiteranordnung mit Überchipanschlüssen
DE69328743T2 (de) Halbleiteranordnung
DE69334253D1 (de) Halbleitervorrichtung
DE69325951D1 (de) Halbleitervorrichtung
DE69231039D1 (de) Halbleiteranordnungzusammenbau
DE69432643D1 (de) Halbleiterbauelement mit Kondensator
DE69132354D1 (de) Halbleitervorrichtung
DE69230359T2 (de) Halbleiteranordnung mit Schmelzsicherung
DE69332857D1 (de) Halbleitervorrichtung.
DE69400694D1 (de) Halbleitervorrichtung
DE69317940T2 (de) Halbleiterbauelement mit Kondensator
DE69218753D1 (de) Halbleiteranordnung mit Feldplatten
DE69326284D1 (de) Halbleiteranordnung mit anschlusswählender Schaltung
DE69312799T2 (de) Optoelektronische Halbleiteranordnung
DE69131118D1 (de) Halbleitereinheit
DE69226742T2 (de) Halbleitervorrichtung
DE69124399D1 (de) Halbleitervorrichtung
KR930009747U (ko) 반도체장치
DE69313499T2 (de) Halbleiterbauelement mit Bufferstruktur
DE69127494D1 (de) Halbleiteranordnung
DE69409341D1 (de) Halbleitervorrichtung mit Fotodioden
DE4496282T1 (de) Halbleiter-Einrichtung
DE69210935D1 (de) Halbleiteranordnung
DE69325181D1 (de) Halbleitervorrichtung
NO954863D0 (no) Halvlederanordning

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Free format text: SCHUMACHER & WILLSAU, PATENTANWALTSSOZIETAET, 80335 MUENCHEN

8327 Change in the person/name/address of the patent owner

Owner name: FREESCALE SEMICONDUCTOR, INC., AUSTIN, TEX., US

R071 Expiry of right

Ref document number: 554742

Country of ref document: EP