DE69306131D1 - Komplementäre logische Schaltung - Google Patents

Komplementäre logische Schaltung

Info

Publication number
DE69306131D1
DE69306131D1 DE69306131T DE69306131T DE69306131D1 DE 69306131 D1 DE69306131 D1 DE 69306131D1 DE 69306131 T DE69306131 T DE 69306131T DE 69306131 T DE69306131 T DE 69306131T DE 69306131 D1 DE69306131 D1 DE 69306131D1
Authority
DE
Germany
Prior art keywords
logic circuit
complementary logic
complementary
circuit
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69306131T
Other languages
English (en)
Other versions
DE69306131T2 (de
Inventor
Masato Tanaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Publication of DE69306131D1 publication Critical patent/DE69306131D1/de
Application granted granted Critical
Publication of DE69306131T2 publication Critical patent/DE69306131T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
DE69306131T 1992-01-17 1993-01-15 Komplementäre logische Schaltung Expired - Fee Related DE69306131T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4025863A JPH05199080A (ja) 1992-01-17 1992-01-17 相補型論理回路

Publications (2)

Publication Number Publication Date
DE69306131D1 true DE69306131D1 (de) 1997-01-09
DE69306131T2 DE69306131T2 (de) 1997-04-03

Family

ID=12177645

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69306131T Expired - Fee Related DE69306131T2 (de) 1992-01-17 1993-01-15 Komplementäre logische Schaltung

Country Status (4)

Country Link
US (1) US5357144A (de)
EP (1) EP0552046B1 (de)
JP (1) JPH05199080A (de)
DE (1) DE69306131T2 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0795015A (ja) * 1993-09-24 1995-04-07 Mitsubishi Electric Corp 半導体集積回路
ES2078173B1 (es) * 1993-12-30 1998-01-16 Alcatel Standard Electrica Arquitectura de circuitos integrados digitales.
JP3157681B2 (ja) * 1994-06-27 2001-04-16 日本電気株式会社 論理データ入力ラッチ回路
US5498988A (en) * 1994-11-25 1996-03-12 Motorola, Inc. Low power flip-flop circuit and method thereof
US5684422A (en) * 1995-01-25 1997-11-04 Advanced Micro Devices, Inc. Pipelined microprocessor including a high speed single-clock latch circuit
WO1996027945A1 (en) * 1995-03-08 1996-09-12 Advanced Micro Devices, Inc. Conditional latching mechanism and pipelined microprocessor employing the same
US5708380A (en) * 1996-01-31 1998-01-13 Hughes Electronics Test for hold time margins in digital systems
JPH11122232A (ja) * 1997-10-17 1999-04-30 Fujitsu Ltd 位相検出回路及び位相検出回路を用いたタイミング抽出回路
JP3508625B2 (ja) * 1999-05-28 2004-03-22 日本電気株式会社 低消費電力ディジタル論理回路
KR100400042B1 (ko) * 2000-10-23 2003-09-29 삼성전자주식회사 Ｃｐ 플립플롭
US6573775B2 (en) 2001-10-30 2003-06-03 Integrated Device Technology, Inc. Integrated circuit flip-flops that utilize master and slave latched sense amplifiers
US6700425B1 (en) 2001-10-30 2004-03-02 Integrated Device Technology, Inc. Multi-phase clock generators that utilize differential signals to achieve reduced setup and hold times
US7321603B1 (en) * 2002-04-03 2008-01-22 Inphi Corp. Method and system for reducing bit error rate in a high-speed four to one time domain multiplexer
CN100377077C (zh) * 2004-09-24 2008-03-26 上海芯华微电子有限公司 可旁通寄存器和使用该寄存器的流水线电路
JP4997963B2 (ja) * 2006-12-27 2012-08-15 セイコーエプソン株式会社 電子回路、回路基板、電気光学装置及び電子機器
JP2016208231A (ja) * 2015-04-21 2016-12-08 日本電気株式会社 論理回路、及び設定回路の制御方法
TWI561952B (en) 2015-08-27 2016-12-11 Self-feedback control circuit

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3582674A (en) * 1967-08-23 1971-06-01 American Micro Syst Logic circuit
JPS5180755A (de) * 1975-01-10 1976-07-14 Kokusai Denshin Denwa Co Ltd
JPS52146162A (en) * 1976-05-29 1977-12-05 Toshiba Corp Programmable counter
US4074851A (en) * 1976-06-30 1978-02-21 International Business Machines Corporation Method of level sensitive testing a functional logic system with embedded array
JPS5789154A (en) * 1980-11-25 1982-06-03 Nec Corp Logical integrated circuit
GB2120029B (en) * 1982-05-12 1985-10-23 Philips Electronic Associated Dynamic two-phase circuit arrangement
US4562427A (en) * 1983-01-28 1985-12-31 Ncr Corporation System and method for stabilizing asynchronous state machines
US4631420A (en) * 1984-02-09 1986-12-23 Sanders Associates, Inc. Dynamic flip-flop with static reset
US4627085A (en) * 1984-06-29 1986-12-02 Applied Micro Circuits Corporation Flip-flop control circuit
JP2694204B2 (ja) * 1987-10-20 1997-12-24 株式会社日立製作所 半導体集積回路装置
US4903223A (en) * 1988-05-05 1990-02-20 Altera Corporation Programmable logic device with programmable word line connections
US4871930A (en) * 1988-05-05 1989-10-03 Altera Corporation Programmable logic device with array blocks connected via programmable interconnect
US4864161A (en) * 1988-05-05 1989-09-05 Altera Corporation Multifunction flip-flop-type circuit
JPH02209008A (ja) * 1989-02-09 1990-08-20 Fujitsu Ltd クロック信号変換回路
JPH07112147B2 (ja) * 1989-11-13 1995-11-29 三菱電機株式会社 半導体集積回路
US5003204A (en) * 1989-12-19 1991-03-26 Bull Hn Information Systems Inc. Edge triggered D-type flip-flop scan latch cell with recirculation capability
JPH03260739A (ja) * 1990-03-09 1991-11-20 Advantest Corp 順序動作型論理回路
JPH03277010A (ja) * 1990-03-27 1991-12-09 Nec Corp フリップフロップ回路
JP2614345B2 (ja) * 1990-04-20 1997-05-28 株式会社東芝 スキャンフリップフロップ
US5130568A (en) * 1990-11-05 1992-07-14 Vertex Semiconductor Corporation Scannable latch system and method
JPH04263510A (ja) * 1991-02-18 1992-09-18 Nec Corp フリップフロップ回路
US5220215A (en) * 1992-05-15 1993-06-15 Micron Technology, Inc. Field programmable logic array with two or planes

Also Published As

Publication number Publication date
US5357144A (en) 1994-10-18
EP0552046B1 (de) 1996-11-27
JPH05199080A (ja) 1993-08-06
EP0552046A2 (de) 1993-07-21
EP0552046A3 (de) 1994-04-27
DE69306131T2 (de) 1997-04-03

Similar Documents

Publication Publication Date Title
DE69411292D1 (de) Programmierbare logische Schaltung
DE69308978D1 (de) Verzögerungsschaltung
DE69316952D1 (de) Schutzschalter
BR9303742A (pt) Disjuntor
DE69317350D1 (de) Vergleichsschaltung
DE69325476D1 (de) Abrundungsschaltung
DE69404726D1 (de) Schnittstellenschaltung
DE4291224T1 (de) BiCMOS-Logik-Verknüpfungsschaltung
DE69306131D1 (de) Komplementäre logische Schaltung
KR950700635A (ko) BiCMOS 논리회로(BiCMOS LOGIC CIRCUIT)
DE69132540D1 (de) Programmierbare logische Schaltung
DE69427339D1 (de) Begrenzungsschaltung
DE69326380D1 (de) Schutzschaltgerät
BR9306584A (pt) Disjuntor
DE59304283D1 (de) Schaltungsanordnung
DE69410836D1 (de) Schaltkreis
GB9103461D0 (en) Logic circuit
DE59308485D1 (de) Integrierte Schaltungsanordnung
DK132992D0 (da) Helstoebt omslutningsstykke
DE69319361D1 (de) Logische Schaltung
DE69429409D1 (de) BICMOS-Logikschaltung
DE59309930D1 (de) Integrierte Schaltungsanordnung
KR950701160A (ko) 결합회로
DE69122184D1 (de) Schwellenfreie logische Schaltung
DE69323684D1 (de) Verzögerungsschaltung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee