DE60037846T2 - Synchronhalbleiterspeicheranordnung - Google Patents

Synchronhalbleiterspeicheranordnung Download PDF

Info

Publication number
DE60037846T2
DE60037846T2 DE60037846T DE60037846T DE60037846T2 DE 60037846 T2 DE60037846 T2 DE 60037846T2 DE 60037846 T DE60037846 T DE 60037846T DE 60037846 T DE60037846 T DE 60037846T DE 60037846 T2 DE60037846 T2 DE 60037846T2
Authority
DE
Germany
Prior art keywords
data
bits
data line
lines
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60037846T
Other languages
German (de)
English (en)
Other versions
DE60037846D1 (de
Inventor
Shigeo Yokohama-shi Ohshima
Susumu Ozawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Publication of DE60037846D1 publication Critical patent/DE60037846D1/de
Application granted granted Critical
Publication of DE60037846T2 publication Critical patent/DE60037846T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/106—Data output latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1039—Read-write modes for single port memories, i.e. having either a random port or a serial port using pipelining techniques, i.e. using latches between functional memory parts, e.g. row/column decoders, I/O buffers, sense amplifiers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1066—Output synchronization
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/10—Aspects relating to interfaces of memory device to external buses
    • G11C2207/107—Serial-parallel conversion of data or prefetch

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
DE60037846T 1999-03-08 2000-03-08 Synchronhalbleiterspeicheranordnung Expired - Lifetime DE60037846T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP6044099 1999-03-08
JP11060440A JP2000260181A (ja) 1999-03-08 1999-03-08 同期型半導体記憶装置

Publications (2)

Publication Number Publication Date
DE60037846D1 DE60037846D1 (de) 2008-03-13
DE60037846T2 true DE60037846T2 (de) 2009-01-22

Family

ID=13142344

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60037846T Expired - Lifetime DE60037846T2 (de) 1999-03-08 2000-03-08 Synchronhalbleiterspeicheranordnung

Country Status (6)

Country Link
US (1) US6163501A (enExample)
EP (1) EP1035548B1 (enExample)
JP (1) JP2000260181A (enExample)
KR (1) KR100368368B1 (enExample)
DE (1) DE60037846T2 (enExample)
TW (1) TW466482B (enExample)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100499623B1 (ko) * 1998-12-24 2005-09-26 주식회사 하이닉스반도체 내부 명령신호 발생장치 및 그 방법
DE19934500C2 (de) * 1999-07-22 2001-10-31 Infineon Technologies Ag Synchroner integrierter Speicher
US6392935B1 (en) * 2000-04-03 2002-05-21 Maxtor Corporation Maximum bandwidth/minimum latency SDRAM interface
KR100372247B1 (ko) * 2000-05-22 2003-02-17 삼성전자주식회사 프리페치 동작모드를 가지는 반도체 메모리 장치 및 메인데이터 라인수를 줄이기 위한 데이터 전송방법
US6756823B1 (en) * 2000-06-28 2004-06-29 Intel Corporation Differential sense latch scheme
JP4684394B2 (ja) * 2000-07-05 2011-05-18 エルピーダメモリ株式会社 半導体集積回路装置
JP4514945B2 (ja) * 2000-12-22 2010-07-28 富士通セミコンダクター株式会社 半導体装置
US6515914B2 (en) * 2001-03-21 2003-02-04 Micron Technology, Inc. Memory device and method having data path with multiple prefetch I/O configurations
KR100468719B1 (ko) * 2002-01-11 2005-01-29 삼성전자주식회사 Ｎ 비트 프리페치 방식과 2ｎ 버스트 길이를 지원할 수있는 반도체 메모리 장치
US20030182208A1 (en) * 2002-03-19 2003-09-25 Eloda Inc. Method and system for assisting consumer decision making and providing on-demand viewing access to broadcast and rich media ads
US6678201B2 (en) * 2002-04-08 2004-01-13 Micron Technology, Inc. Distributed FIFO in synchronous memory
DE10260647B3 (de) * 2002-12-23 2004-08-26 Infineon Technologies Ag Integrierter Halbleiterspeicher, insbesondere DRAM-Speicher, und Verfahren zum Betrieb desselben
WO2005045846A1 (ja) * 2003-11-06 2005-05-19 International Business Machines Corporation 半導体記憶装置及びそのバースト動作方法
KR20110088947A (ko) * 2010-01-29 2011-08-04 주식회사 하이닉스반도체 반도체 메모리의 데이터 출력 회로
US10025532B2 (en) * 2015-09-11 2018-07-17 Sandisk Technologies Llc Preserving read look ahead data in auxiliary latches
US10642513B2 (en) 2015-09-11 2020-05-05 Sandisk Technologies Llc Partially de-centralized latch management architectures for storage devices
TWI749823B (zh) * 2020-10-23 2021-12-11 美商矽成積體電路股份有限公司 內部鎖存器電路及其鎖存信號產生方法
KR20240177547A (ko) 2023-06-20 2024-12-27 나영호 정화통을 구비한 용접 마스크

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3599334B2 (ja) * 1991-08-16 2004-12-08 マルティチップ テクノロジー， インコーポレイテッド 高性能ダイナミックメモリシステム
JP2907074B2 (ja) * 1995-08-25 1999-06-21 日本電気株式会社 半導体記憶装置
JP3351692B2 (ja) * 1995-09-12 2002-12-03 株式会社東芝 シンクロナス半導体メモリ装置
JP2817679B2 (ja) * 1995-09-20 1998-10-30 日本電気株式会社 半導体メモリ
US5784705A (en) * 1996-07-15 1998-07-21 Mosys, Incorporated Method and structure for performing pipeline burst accesses in a semiconductor memory
US6011748A (en) * 1996-10-03 2000-01-04 Credence Systems Corporation Method and apparatus for built-in self test of integrated circuits providing for separate row and column addresses
JP4221764B2 (ja) * 1997-04-25 2009-02-12 沖電気工業株式会社 半導体記憶装置

Also Published As

Publication number Publication date
KR20000062766A (ko) 2000-10-25
JP2000260181A (ja) 2000-09-22
TW466482B (en) 2001-12-01
EP1035548A1 (en) 2000-09-13
DE60037846D1 (de) 2008-03-13
KR100368368B1 (ko) 2003-01-24
US6163501A (en) 2000-12-19
EP1035548B1 (en) 2008-01-23

Similar Documents

Publication Publication Date Title
DE60037846T2 (de) Synchronhalbleiterspeicheranordnung
DE69923769T2 (de) Asynchrones halbleiterspeicher-fliessband
DE69129895T2 (de) Halbleiterspeicher mit Spaltenausgleichung eines Datenwechsels während eines Schreibzykluses
DE69907250T2 (de) Verfahren und anordnung zur verlängerung der verfügbaren auffrischungszeit eines 1-t sram-kompatibelspeichers
DE19951677B4 (de) Halbleiterspeichervorrichtung
DE19748502A1 (de) Halbleiterspeichereinrichtung, auf die mit hoher Geschwindigkeit zugegriffen werden kann
DE69322311T2 (de) Halbleiterspeicheranordnung
DE102006054998A1 (de) Latenzsteuerschaltung, automatische Vorladesteuerschaltung, Halbleiterspeicherbauelement, Verfahren zum Steuern der Latenz und Verfahren zum Steuern eines Vorladevorgangs
DE102008019522A1 (de) Halbleiterspeicherbauelement und zugehöriges Treiberverfahren, Verfahren zum Schreiben von Daten in einen Flashspeicher und mobiles Kommunikationssystem
DE102007050424B4 (de) DRAM mit geringem Energieverbrauch und Verfahren zum Steuern desselben
DE69816464T2 (de) Vorrichtung und verfahren zum zeitverzögerungsausgleich von einrichtungen
DE19636743B4 (de) Halbleiterspeichervorrichtung mit Datenausgabewegen für einen schnellen Zugriff
DE102006059824A1 (de) Halbleiterspeicherbauelement mit geteilt genutztem Speicherbereich und Betriebsverfahren
DE4428647A1 (de) Halbleiterspeicherbauelement mit einer Struktur zur Ansteuerung von Eingabe/Ausgabeleitungen mit hoher Geschwindigkeit
DE10152027A1 (de) Synchroner Hochgeschwindigkeits-Halbleiterspeicher mit einer Vielstufen-Pipeline-Struktur und Betriebsverfahren
DE69717054T2 (de) Verbesserungen an oder bezüglich integrierten Schaltungen
DE10309503A1 (de) Verfahren zum Steuern eines Spaltendecoderfreigabezeitablaufs und zugehöriger Spaltendecoder und Halbleitspeicherbaustein
DE69619793T2 (de) Halbleiterspeicheranordnung mit Haupt- und Nebenbitleitungsanordnung
DE10015253A1 (de) Halbleiter-Speichervorrichtung und Schreibdaten-Maskierungsverfahren dafür
DE10029887A1 (de) Synchrone Halbleiterspeichervorrichtung
DE69324064T2 (de) Halbleiterspeicheranordnung mit zwischen Speicherzellenmatrizen geteiltem Einzeldatenleitungspaar
DE10107427B4 (de) Halbleiterspeichervorrichtung
DE102005062983A1 (de) Multiport-Speicherbauelement
DE68922738T2 (de) Hochintegrierter Halbleiterspeicher mit Mehrfachzugang.
DE10255085B4 (de) Synchrones Halbleiterspeicherbauelement vom Mehrbanktyp

Legal Events

Date Code Title Description
8364 No opposition during term of opposition