DE3786607T2 - Booth-wandlerschaltung. - Google Patents

Booth-wandlerschaltung.

Info

Publication number
DE3786607T2
DE3786607T2 DE87106863T DE3786607T DE3786607T2 DE 3786607 T2 DE3786607 T2 DE 3786607T2 DE 87106863 T DE87106863 T DE 87106863T DE 3786607 T DE3786607 T DE 3786607T DE 3786607 T2 DE3786607 T2 DE 3786607T2
Authority
DE
Germany
Prior art keywords
booth
converter circuit
converter
circuit
booth converter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE87106863T
Other languages
English (en)
Other versions
DE3786607D1 (de
Inventor
Hisashi C O Patent Di Sugiyama
Yasuhiro C O Patent D Sugimoto
Yukio C O Patent Divi Kamatani
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Application granted granted Critical
Publication of DE3786607D1 publication Critical patent/DE3786607D1/de
Publication of DE3786607T2 publication Critical patent/DE3786607T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/40—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using contact-making devices, e.g. electromagnetic relay
    • G06F7/44—Multiplying; Dividing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
    • G06F7/5332—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by skipping over strings of zeroes or ones, e.g. using the Booth Algorithm
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Electromagnetism (AREA)
  • Logic Circuits (AREA)
  • Document Processing Apparatus (AREA)
DE87106863T 1986-06-11 1987-05-12 Booth-wandlerschaltung. Expired - Fee Related DE3786607T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61135162A JPS62293343A (ja) 1986-06-11 1986-06-11 ブ−ス変換回路

Publications (2)

Publication Number Publication Date
DE3786607D1 DE3786607D1 (de) 1993-08-26
DE3786607T2 true DE3786607T2 (de) 1993-11-04

Family

ID=15145272

Family Applications (1)

Application Number Title Priority Date Filing Date
DE87106863T Expired - Fee Related DE3786607T2 (de) 1986-06-11 1987-05-12 Booth-wandlerschaltung.

Country Status (5)

Country Link
US (1) US4798980A (de)
EP (1) EP0249040B1 (de)
JP (1) JPS62293343A (de)
KR (1) KR900003565B1 (de)
DE (1) DE3786607T2 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04227534A (ja) * 1990-03-16 1992-08-17 C Cube Microsyst アレイ乗算器
US5041742A (en) * 1990-05-09 1991-08-20 Motorola, Inc. Structured scan path circuit for incorporating domino logic
EP0589148A1 (de) * 1992-09-22 1994-03-30 Motorola, Inc. Multiplexerschaltung für einen modifizierten Booth-Multiplizierer oder dergleichen
US5508641A (en) * 1994-12-20 1996-04-16 International Business Machines Corporation Integrated circuit chip and pass gate logic family therefor

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4238833A (en) * 1979-03-28 1980-12-09 Monolithic Memories, Inc. High-speed digital bus-organized multiplier/divider system
US4566064A (en) * 1982-05-10 1986-01-21 American Microsystems, Inc. Combinational logic structure using PASS transistors
US4570085A (en) * 1983-01-17 1986-02-11 Commodore Business Machines Inc. Self booting logical AND circuit
JPS59202542A (ja) * 1983-05-02 1984-11-16 Matsushita Electric Ind Co Ltd デコ−ダ回路
JPS6055439A (ja) * 1983-09-05 1985-03-30 Matsushita Electric Ind Co Ltd テコ−ダ回路
US4595845A (en) * 1984-03-13 1986-06-17 Mostek Corporation Non-overlapping clock CMOS circuit with two threshold voltages
JPS6182527A (ja) * 1984-09-29 1986-04-26 Mitsubishi Electric Corp パルス発生回路
US4716312A (en) * 1985-05-07 1987-12-29 California Institute Of Technology CMOS logic circuit
JPH105732A (ja) * 1996-06-26 1998-01-13 Yanmar Agricult Equip Co Ltd 生ゴミ処理装置

Also Published As

Publication number Publication date
EP0249040A2 (de) 1987-12-16
KR880000857A (ko) 1988-03-30
EP0249040A3 (en) 1990-09-19
EP0249040B1 (de) 1993-07-21
DE3786607D1 (de) 1993-08-26
JPS62293343A (ja) 1987-12-19
JPH0448254B2 (de) 1992-08-06
US4798980A (en) 1989-01-17
KR900003565B1 (ko) 1990-05-21

Similar Documents

Publication Publication Date Title
DE3774911D1 (de) Matrix-strukturierte multiplizierschaltung.
DE3886170T2 (de) Wandler.
DE3770461D1 (de) Elektronisches neigungsmessgeraet.
DK590187D0 (da) Trykt-kredsloebsantenne
DE3763124D1 (de) Leistungskonverter.
DE3766324D1 (de) Leiterplatte.
DK638687D0 (da) Baereboelgereproducerende kredsloeb
DE3784407D1 (de) Flipflop-schaltung.
DE3787181D1 (de) Pegelumwandlungsschaltung.
DE58908391D1 (de) ECL-CMOS-Wandler.
DE3775129D1 (de) Umsetzer.
DE3679524D1 (de) Wandleranordnung.
FI891694A0 (fi) Kombinerad skrap- och sopanordning.
DE3866886D1 (de) Binaerer-bipolarer umsetzer.
DE3750940D1 (de) Wandler.
DE3782392D1 (de) Bauelement.
DE3786607D1 (de) Booth-wandlerschaltung.
DE3780343T2 (de) Antivirale 8-phenylxanthine.
NO872868L (no) Dypdykk-pusteutstyr.
DE3669893D1 (de) Kupferkonverter.
DE3787037T2 (de) Halteschaltung.
DE59009460D1 (de) CMOS-ECL-Wandler.
DE3781711D1 (de) Elektronisches sphygmomanometer.
NO880153L (no) Effektdele-/kombinasjonskrets.
ATE70356T1 (de) Umsetzer.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee