DE3232215A1 - Monolithisch integrierte digitale halbleiterschaltung - Google Patents
Monolithisch integrierte digitale halbleiterschaltungInfo
- Publication number
- DE3232215A1 DE3232215A1 DE19823232215 DE3232215A DE3232215A1 DE 3232215 A1 DE3232215 A1 DE 3232215A1 DE 19823232215 DE19823232215 DE 19823232215 DE 3232215 A DE3232215 A DE 3232215A DE 3232215 A1 DE3232215 A1 DE 3232215A1
- Authority
- DE
- Germany
- Prior art keywords
- decoder
- test
- address
- semiconductor circuit
- tde
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 37
- 238000012360 testing method Methods 0.000 claims abstract description 95
- 230000005669 field effect Effects 0.000 claims description 42
- 230000015654 memory Effects 0.000 claims description 36
- 239000011159 matrix material Substances 0.000 claims description 12
- 239000003990 capacitor Substances 0.000 claims description 7
- 230000004913 activation Effects 0.000 claims description 5
- 238000012546 transfer Methods 0.000 claims description 3
- 241000158147 Sator Species 0.000 claims 1
- 210000004027 cell Anatomy 0.000 description 23
- 230000006870 function Effects 0.000 description 5
- 238000013461 design Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 238000005259 measurement Methods 0.000 description 3
- 238000011156 evaluation Methods 0.000 description 2
- 230000007717 exclusion Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000003321 amplification Effects 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000011990 functional testing Methods 0.000 description 1
- 230000002779 inactivation Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 210000000352 storage cell Anatomy 0.000 description 1
- 238000010998 test method Methods 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/14—Implementation of control logic, e.g. test mode decoders
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31701—Arrangements for setting the Unit Under Test [UUT] in a test mode
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Tests Of Electronic Circuits (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Dram (AREA)
- Static Random-Access Memory (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Bipolar Transistors (AREA)
- Semiconductor Integrated Circuits (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Priority Applications (7)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19823232215 DE3232215A1 (de) | 1982-08-30 | 1982-08-30 | Monolithisch integrierte digitale halbleiterschaltung |
| US06/524,881 US4603405A (en) | 1982-08-30 | 1983-08-19 | Monolithically integrated semiconductor circuit |
| AT83108342T ATE49823T1 (de) | 1982-08-30 | 1983-08-24 | Monolithisch integrierte digitale halbleiterschaltung. |
| DE8383108342T DE3381155D1 (de) | 1982-08-30 | 1983-08-24 | Monolithisch integrierte digitale halbleiterschaltung. |
| EP83108342A EP0104442B1 (de) | 1982-08-30 | 1983-08-24 | Monolithisch integrierte digitale Halbleiterschaltung |
| JP58155692A JPS5960800A (ja) | 1982-08-30 | 1983-08-25 | デイジタル半導体回路 |
| HK956/91A HK95691A (en) | 1982-08-30 | 1991-11-28 | Monolithic integrated semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19823232215 DE3232215A1 (de) | 1982-08-30 | 1982-08-30 | Monolithisch integrierte digitale halbleiterschaltung |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE3232215A1 true DE3232215A1 (de) | 1984-03-01 |
Family
ID=6172049
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE19823232215 Withdrawn DE3232215A1 (de) | 1982-08-30 | 1982-08-30 | Monolithisch integrierte digitale halbleiterschaltung |
| DE8383108342T Expired - Lifetime DE3381155D1 (de) | 1982-08-30 | 1983-08-24 | Monolithisch integrierte digitale halbleiterschaltung. |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE8383108342T Expired - Lifetime DE3381155D1 (de) | 1982-08-30 | 1983-08-24 | Monolithisch integrierte digitale halbleiterschaltung. |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US4603405A (enExample) |
| EP (1) | EP0104442B1 (enExample) |
| JP (1) | JPS5960800A (enExample) |
| AT (1) | ATE49823T1 (enExample) |
| DE (2) | DE3232215A1 (enExample) |
| HK (1) | HK95691A (enExample) |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3530591A1 (de) * | 1984-08-30 | 1986-03-13 | Mitsubishi Denki K.K., Tokio/Tokyo | Halbleiterspeicher |
| EP0197363A1 (de) * | 1985-03-26 | 1986-10-15 | Siemens Aktiengesellschaft | Verfahren zum Betreiben eines Halbleiterspeichers mit integrierter Paralleltestmöglichkeit und Auswerteschaltung zur Durchführung des Verfahrens |
| FR2581231A1 (fr) * | 1985-04-26 | 1986-10-31 | Eurotechnique Sa | Memoire morte programmable electriquement |
| EP0206844A1 (fr) * | 1985-04-26 | 1986-12-30 | STMicroelectronics S.A. | Mémoire morte programmable électriquement une seule fois |
| DE3700663A1 (de) * | 1986-01-14 | 1987-07-16 | Casio Computer Co Ltd | System fuer integrierte schaltungen tragende karten |
| FR2634299A1 (fr) * | 1988-07-18 | 1990-01-19 | Samsung Electronics Co Ltd | Circuit de reconnaissance de codes sequentiels programmables |
| EP0272848A3 (en) * | 1986-12-20 | 1990-04-18 | Fujitsu Limited | Semiconductor device having programmable read only memory cells for specific mode |
| EP0410413A3 (en) * | 1989-07-26 | 1992-01-02 | Nec Corporation | Semiconductor memory apparatus with a spare memory cell array |
| EP0434904A3 (en) * | 1989-12-28 | 1992-05-13 | International Business Machines Corporation | Signal margin testing system |
| DE19540621A1 (de) * | 1994-10-31 | 1996-05-02 | Nec Corp | Funktionsprüfgerät für integrierte Schaltungen |
| US6460091B1 (en) | 1998-04-15 | 2002-10-01 | Nec Corporation | Address decoding circuit and method for identifying individual addresses and selecting a desired one of a plurality of peripheral macros |
Families Citing this family (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59107493A (ja) * | 1982-12-09 | 1984-06-21 | Ricoh Co Ltd | テスト回路付きepromメモリ装置 |
| JPS61265829A (ja) * | 1985-05-20 | 1986-11-25 | Fujitsu Ltd | 半導体集積回路 |
| JPS62250593A (ja) * | 1986-04-23 | 1987-10-31 | Hitachi Ltd | ダイナミツク型ram |
| EP0263312A3 (en) * | 1986-09-08 | 1989-04-26 | Kabushiki Kaisha Toshiba | Semiconductor memory device with a self-testing function |
| JPS63244400A (ja) * | 1987-03-16 | 1988-10-11 | シーメンス・アクチエンゲゼルシヤフト | メモリセルの検査回路装置および方法 |
| JP2602225B2 (ja) * | 1987-04-24 | 1997-04-23 | 株式会社日立製作所 | ダイナミツクram |
| JP2684365B2 (ja) * | 1987-04-24 | 1997-12-03 | 株式会社日立製作所 | 半導体記憶装置 |
| FR2622019B1 (fr) * | 1987-10-19 | 1990-02-09 | Thomson Semiconducteurs | Dispositif de test structurel d'un circuit integre |
| FR2623652A1 (fr) * | 1987-11-20 | 1989-05-26 | Philips Nv | Unite de memoire statique a plusieurs modes de test et ordinateur muni de telles unites |
| DE69130210T2 (de) * | 1990-11-16 | 1999-01-21 | Fujitsu Ltd., Kawasaki, Kanagawa | Halbleiterspeicher mit hochgeschwindigkeitsadressendekodierer |
| DE4132072A1 (de) * | 1991-09-26 | 1993-04-08 | Grundig Emv | Pruefeinrichtung fuer integrierte schaltkreise |
| JPH06162798A (ja) * | 1993-04-16 | 1994-06-10 | Hitachi Ltd | ダイナミック型ram |
| JP2697574B2 (ja) * | 1993-09-27 | 1998-01-14 | 日本電気株式会社 | 半導体メモリ装置 |
| JP2591468B2 (ja) * | 1994-04-20 | 1997-03-19 | 株式会社日立製作所 | ダイナミックramのテスト方法 |
| DE10102349C1 (de) * | 2001-01-19 | 2002-08-08 | Infineon Technologies Ag | Verfahren und Schaltungsanordnung zur Kennzeichnung einer Betriebseigenschaft einer integrierten Schaltung |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3420991A (en) * | 1965-04-29 | 1969-01-07 | Rca Corp | Error detection system |
| FR2330014A1 (fr) * | 1973-05-11 | 1977-05-27 | Ibm France | Procede de test de bloc de circuits logiques integres et blocs en faisant application |
| US4128873A (en) * | 1977-09-20 | 1978-12-05 | Burroughs Corporation | Structure for an easily testable single chip calculator/controller |
| JPS5853440B2 (ja) * | 1978-11-25 | 1983-11-29 | 富士通株式会社 | テストビット選択用論理回路 |
| JPS563499A (en) * | 1979-06-25 | 1981-01-14 | Fujitsu Ltd | Semiconductor memory device |
| JPS5622278A (en) * | 1979-07-27 | 1981-03-02 | Fujitsu Ltd | Decoder selection system |
| JPS57117200A (en) * | 1980-11-25 | 1982-07-21 | Raytheon Co | Programmable read only memory circuit and method of testing the same |
-
1982
- 1982-08-30 DE DE19823232215 patent/DE3232215A1/de not_active Withdrawn
-
1983
- 1983-08-19 US US06/524,881 patent/US4603405A/en not_active Expired - Lifetime
- 1983-08-24 AT AT83108342T patent/ATE49823T1/de not_active IP Right Cessation
- 1983-08-24 DE DE8383108342T patent/DE3381155D1/de not_active Expired - Lifetime
- 1983-08-24 EP EP83108342A patent/EP0104442B1/de not_active Expired - Lifetime
- 1983-08-25 JP JP58155692A patent/JPS5960800A/ja active Granted
-
1991
- 1991-11-28 HK HK956/91A patent/HK95691A/xx not_active IP Right Cessation
Cited By (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3530591A1 (de) * | 1984-08-30 | 1986-03-13 | Mitsubishi Denki K.K., Tokio/Tokyo | Halbleiterspeicher |
| EP0197363A1 (de) * | 1985-03-26 | 1986-10-15 | Siemens Aktiengesellschaft | Verfahren zum Betreiben eines Halbleiterspeichers mit integrierter Paralleltestmöglichkeit und Auswerteschaltung zur Durchführung des Verfahrens |
| FR2581231A1 (fr) * | 1985-04-26 | 1986-10-31 | Eurotechnique Sa | Memoire morte programmable electriquement |
| EP0206844A1 (fr) * | 1985-04-26 | 1986-12-30 | STMicroelectronics S.A. | Mémoire morte programmable électriquement une seule fois |
| FR2587531A1 (fr) * | 1985-04-26 | 1987-03-20 | Eurotechnique Sa | Memoire morte programmable electriquement une seule fois |
| DE3700663A1 (de) * | 1986-01-14 | 1987-07-16 | Casio Computer Co Ltd | System fuer integrierte schaltungen tragende karten |
| EP0272848A3 (en) * | 1986-12-20 | 1990-04-18 | Fujitsu Limited | Semiconductor device having programmable read only memory cells for specific mode |
| DE3917945A1 (de) * | 1988-07-18 | 1990-01-25 | Samsung Electronics Co Ltd | Programmierbare folgecodeerkennungsschaltung |
| NL8901533A (nl) * | 1988-07-18 | 1990-02-16 | Samsung Electronics Co Ltd | Programmeerbare keten voor de herkenning van sequentiele code. |
| FR2634299A1 (fr) * | 1988-07-18 | 1990-01-19 | Samsung Electronics Co Ltd | Circuit de reconnaissance de codes sequentiels programmables |
| EP0410413A3 (en) * | 1989-07-26 | 1992-01-02 | Nec Corporation | Semiconductor memory apparatus with a spare memory cell array |
| EP0434904A3 (en) * | 1989-12-28 | 1992-05-13 | International Business Machines Corporation | Signal margin testing system |
| DE19540621A1 (de) * | 1994-10-31 | 1996-05-02 | Nec Corp | Funktionsprüfgerät für integrierte Schaltungen |
| US6460091B1 (en) | 1998-04-15 | 2002-10-01 | Nec Corporation | Address decoding circuit and method for identifying individual addresses and selecting a desired one of a plurality of peripheral macros |
Also Published As
| Publication number | Publication date |
|---|---|
| EP0104442B1 (de) | 1990-01-24 |
| US4603405A (en) | 1986-07-29 |
| JPS5960800A (ja) | 1984-04-06 |
| JPH0524599B2 (enExample) | 1993-04-08 |
| EP0104442A2 (de) | 1984-04-04 |
| EP0104442A3 (en) | 1986-11-26 |
| ATE49823T1 (de) | 1990-02-15 |
| DE3381155D1 (de) | 1990-03-01 |
| HK95691A (en) | 1991-12-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0104442B1 (de) | Monolithisch integrierte digitale Halbleiterschaltung | |
| DE69320416T2 (de) | Halbleiter-Speichergerät mit Spannungstressprüfmodus | |
| DE69129138T2 (de) | DRAM mit einem Wortleitungsbetriebsschaltungssystem | |
| DE69424014T2 (de) | Burstmode-Auffrischung für DRAMs | |
| DE69419575T2 (de) | Integrierte Halbleiterschaltungsanordnung | |
| DE69421429T2 (de) | Halbleiterspeicher mit eingebautem parallelen Bitprüfmodus | |
| DE102012104648B4 (de) | Techniken zur Verifikation einer Verlässlichkeit eines Speichers | |
| DE4243592C2 (de) | Paralleltestschaltung für einen Halbleiter-Speicherchip | |
| DE3203825A1 (de) | Signalverarbeitungsschaltung | |
| DE69420771T2 (de) | Adressenpuffer | |
| EP1365413A2 (de) | Differentielle Strombewerterschaltung und Leseverstärkerschaltung zum Bewerten eines Speicherzustands einer SRAM-Halbleiterspeicherzelle | |
| DE4003673A1 (de) | Erweiterte schnellschreibschaltung fuer den dram-test | |
| EP0120458B1 (de) | Integrierter dynamischer Schreib-Lesespeicher | |
| WO1992004717A1 (de) | Schaltungsanordnung zum testen eines halbleiterspeichers mittels paralleltests mit verschiedenen testbitmustern | |
| DE69127126T2 (de) | Direktzugriffsspeicher mit Hilfsredundanzschaltung | |
| DE69013301T2 (de) | Ausgangsschaltung mit grossem Stromsteuerungsvermögen ohne Erzeugung unerwünschter Spannungsschwankungen. | |
| EP0087818B1 (de) | Integrierter dynamischer Schreib-Lese-Speicher | |
| DE3887817T2 (de) | Steuerschaltung für Leseverstärker. | |
| EP1163678B1 (de) | Integrierter speicher mit speicherzellen, die je einen ferroelektrischen speichertransistor aufweisen | |
| WO2008059001A2 (de) | Schaltungsanordnung, umfassend ein speicherzellenfeld, und verfahren zu deren betrieb | |
| EP0549611B1 (de) | Dynamischer halbleiterspeicher mit leseverstärker-ansteuerschaltung zur erzielung kurzer zugriffszeiten bei niedrigem gesamtspitzenstrom | |
| DE68915625T2 (de) | Halbleiterspeicher mit verbesserten Abfühlverstärkern. | |
| DE69712818T2 (de) | Halbleiterspeicheranordnung | |
| EP0967616B1 (de) | Integrierter Speicher | |
| DE2300187A1 (de) | Integrierte mos-schreibschaltungsanordnung |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8130 | Withdrawal |