DE2910543C2 - Schaltungsanordnung für die Durchführung von arithmetischen Operationen - Google Patents

Schaltungsanordnung für die Durchführung von arithmetischen Operationen

Info

Publication number
DE2910543C2
DE2910543C2 DE2910543A DE2910543A DE2910543C2 DE 2910543 C2 DE2910543 C2 DE 2910543C2 DE 2910543 A DE2910543 A DE 2910543A DE 2910543 A DE2910543 A DE 2910543A DE 2910543 C2 DE2910543 C2 DE 2910543C2
Authority
DE
Germany
Prior art keywords
line
signal
counter
input
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE2910543A
Other languages
German (de)
English (en)
Other versions
DE2910543A1 (de
Inventor
Carl Frederick San Jose Calif. Barnhart
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE2910543A1 publication Critical patent/DE2910543A1/de
Application granted granted Critical
Publication of DE2910543C2 publication Critical patent/DE2910543C2/de
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06JHYBRID COMPUTING ARRANGEMENTS
    • G06J1/00Hybrid computing arrangements
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66Digital/analogue converters
    • H03M1/82Digital/analogue converters with intermediate conversion to time interval
    • H03M1/822Digital/analogue converters with intermediate conversion to time interval using pulse width modulation
    • H03M1/827Digital/analogue converters with intermediate conversion to time interval using pulse width modulation in which the total pulse width is distributed over multiple shorter pulse widths

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Evolutionary Computation (AREA)
  • Mathematical Physics (AREA)
  • Automation & Control Theory (AREA)
  • Computer Hardware Design (AREA)
  • Fuzzy Systems (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Analogue/Digital Conversion (AREA)
  • Complex Calculations (AREA)
  • Manipulation Of Pulses (AREA)
DE2910543A 1978-03-31 1979-03-17 Schaltungsanordnung für die Durchführung von arithmetischen Operationen Expired DE2910543C2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/892,244 US4205303A (en) 1978-03-31 1978-03-31 Performing arithmetic using indirect digital-to-analog conversion

Publications (2)

Publication Number Publication Date
DE2910543A1 DE2910543A1 (de) 1979-10-04
DE2910543C2 true DE2910543C2 (de) 1986-05-15

Family

ID=25399627

Family Applications (1)

Application Number Title Priority Date Filing Date
DE2910543A Expired DE2910543C2 (de) 1978-03-31 1979-03-17 Schaltungsanordnung für die Durchführung von arithmetischen Operationen

Country Status (6)

Country Link
US (1) US4205303A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (2) JPS54132161A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE2910543C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
FR (1) FR2421515A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
GB (1) GB2018066B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
IT (1) IT1166669B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NZ198054A (en) * 1981-08-17 1986-05-09 New Zealand Dev Finance Polernary logic:multilevel circuits
JPS61256826A (ja) * 1985-05-09 1986-11-14 Sony Corp D/aコンバ−タ
GB2176353B (en) * 1985-06-06 1988-08-24 Motorola Inc D/a converter
US6707874B2 (en) 2002-04-15 2004-03-16 Charles Douglas Murphy Multiple-output counters for analog-to-digital and digital-to-analog conversion
JP4199149B2 (ja) * 2004-03-25 2008-12-17 矢崎総業株式会社 液面レベル測定システム

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3052412A (en) * 1961-01-26 1962-09-04 Ibm Multiplier circuit
US3424980A (en) * 1965-05-10 1969-01-28 Gen Time Corp Electronic dividing system for determining the ratio of two differences
US3447148A (en) * 1965-10-18 1969-05-27 Honeywell Inc Digital to analog converter having digital feedback
US3646545A (en) * 1970-06-04 1972-02-29 Singer Co Ladderless digital-to-analog converter
US3786488A (en) * 1971-12-30 1974-01-15 Woodward Governor Co Algebraic summing digital-to-analog converter
DE2340227C2 (de) * 1973-08-08 1975-09-25 Siemens Ag, 1000 Berlin Und 8000 Muenchen Digital-Analog-Wandler

Also Published As

Publication number Publication date
US4205303A (en) 1980-05-27
FR2421515B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1982-03-05
GB2018066B (en) 1982-04-15
DE2910543A1 (de) 1979-10-04
GB2018066A (en) 1979-10-10
JPS627585B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1987-02-18
JPS54132160A (en) 1979-10-13
JPS54132161A (en) 1979-10-13
IT7920571A0 (it) 1979-02-27
FR2421515A1 (fr) 1979-10-26
JPS6122835B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1986-06-03
IT1166669B (it) 1987-05-06

Similar Documents

Publication Publication Date Title
DE2912440A1 (de) Taktsignalgenerator
DE3427669C2 (de) Signalverarbeitungsschaltung
DE2400394B2 (de) Schaltungsanordnung zur digitalen Frequenzteilung
DE4205346C2 (de) Taktgeber
DE2432594B2 (de) Rekursives Digitalfilter
DE2910543C2 (de) Schaltungsanordnung für die Durchführung von arithmetischen Operationen
DE961222C (de) Anordnung zur Umwandlung von elektrischen Code-Impulsgruppen aus der binaeren in diedezimale Darstellungsweise
EP0011164A1 (de) Digitale Frequenzteileranordnung
DE3420327C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE3046772C2 (de) Taktgenerator
DE2244741C3 (de) Anordnung zur digitalen Messung einer physikalischen Größe durch einen Impulszähler mit ganzer invariabler Zählbasis
DE844367C (de) Elektronischer Zaehler mit Vorwaerts- und Rueckwaertszaehlung
DE2608268C2 (de) Verfahren zum Erzeugen einer veränderbaren Folge von Impulsen und Schaltungsanordnung zur Durchführung des Verfahrens
DE2337132A1 (de) Dezimale grenzwerteinstellung zum vergleich mit einem binaeren digitalsignal
DE2424930C3 (de) Anordnung zur Analog/Digitalumwandlung
DE4106431C1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE2120578A1 (de) Digitale Steuervorrichtung
DE2061482C3 (de) Steuervorrichtung zum Erzeugen von Impulsketten mit nach einem zeitlichen Programm auftretenden Impulsen
DE2536216C3 (de) Elektronische Zeitschalteinrichtung
DE1193098B (de) Kontrollvorrichtung fuer einen elektronischen Zaehler mit zwei Registern
DE1257197B (de) Verfahren zur Umwandlung von Digitalwerten in eine Impulsfolge fuer Zwecke der Steuerungstechnik
DE4136980A1 (de) Vorrichtung zur veraenderung des tastverhaeltnisses oder der pulszahldichte einer signalfolge
DE1537046C (de) Schaltungsanordnung zur Umsetzung einer Wechselspannung in eine Impulsfolge-
DE2848943C2 (de) Anordnung zum stochastischen Kodieren von mindestens zwei Größen
DE2622579C3 (de) Analog-Digital-Umsetzer mit einem Nachführungsnetzwerk

Legal Events

Date Code Title Description
OAP Request for examination filed
OD Request for examination
8128 New person/name/address of the agent

Representative=s name: BRUEGEL, G., DIPL.-ING., PAT.-ANW., 7030 BOEBLINGE

D2 Grant after examination
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee