DE112018007290T5 - Substrat-Bondingstruktur und Substrat-Bondingverfahren - Google Patents
Substrat-Bondingstruktur und Substrat-Bondingverfahren Download PDFInfo
- Publication number
- DE112018007290T5 DE112018007290T5 DE112018007290.8T DE112018007290T DE112018007290T5 DE 112018007290 T5 DE112018007290 T5 DE 112018007290T5 DE 112018007290 T DE112018007290 T DE 112018007290T DE 112018007290 T5 DE112018007290 T5 DE 112018007290T5
- Authority
- DE
- Germany
- Prior art keywords
- substrate
- bonding
- circuit
- counter substrate
- sealing frame
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 175
- 238000000034 method Methods 0.000 title claims description 25
- 238000007789 sealing Methods 0.000 claims description 49
- 238000007747 plating Methods 0.000 claims description 23
- 239000002923 metal particle Substances 0.000 claims description 15
- 230000005484 gravity Effects 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 16
- 238000004519 manufacturing process Methods 0.000 description 15
- 238000000605 extraction Methods 0.000 description 8
- 239000000463 material Substances 0.000 description 7
- 229910052751 metal Inorganic materials 0.000 description 7
- 239000002184 metal Substances 0.000 description 7
- 238000012546 transfer Methods 0.000 description 7
- 238000007740 vapor deposition Methods 0.000 description 7
- 239000002245 particle Substances 0.000 description 6
- 230000000052 comparative effect Effects 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 238000009826 distribution Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 3
- 239000003795 chemical substances by application Substances 0.000 description 3
- 238000001312 dry etching Methods 0.000 description 3
- 238000010438 heat treatment Methods 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 238000004544 sputter deposition Methods 0.000 description 3
- 238000005530 etching Methods 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 238000002844 melting Methods 0.000 description 2
- 230000008018 melting Effects 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 229910052594 sapphire Inorganic materials 0.000 description 2
- 239000010980 sapphire Substances 0.000 description 2
- 239000002904 solvent Substances 0.000 description 2
- BUHVIAUBTBOHAG-FOYDDCNASA-N (2r,3r,4s,5r)-2-[6-[[2-(3,5-dimethoxyphenyl)-2-(2-methylphenyl)ethyl]amino]purin-9-yl]-5-(hydroxymethyl)oxolane-3,4-diol Chemical compound COC1=CC(OC)=CC(C(CNC=2C=3N=CN(C=3N=CN=2)[C@H]2[C@@H]([C@H](O)[C@@H](CO)O2)O)C=2C(=CC=CC=2)C)=C1 BUHVIAUBTBOHAG-FOYDDCNASA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 230000008602 contraction Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 238000010304 firing Methods 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- 238000002156 mixing Methods 0.000 description 1
- 229910000510 noble metal Inorganic materials 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 238000003825 pressing Methods 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000012549 training Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L24/38—Structure, shape, material or disposition of the strap connectors prior to the connecting process of a plurality of strap connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/041—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction having no base used as a mounting for the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5383—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/41—Structure, shape, material or disposition of the strap connectors after the connecting process of a plurality of strap connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/89—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using at least one connector not provided for in any of the groups H01L24/81 - H01L24/86
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/36—Assembling printed circuits with other printed circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
- H01L2224/03444—Manufacturing methods by blanket deposition of the material of the bonding area in gaseous form
- H01L2224/0345—Physical vapour deposition [PVD], e.g. evaporation, or sputtering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
- H01L2224/0346—Plating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
- H01L2224/0346—Plating
- H01L2224/03462—Electroplating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/0347—Manufacturing methods using a lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/036—Manufacturing methods by patterning a pre-deposited material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/039—Methods of manufacturing bonding areas involving a specific sequence of method steps
- H01L2224/03912—Methods of manufacturing bonding areas involving a specific sequence of method steps the bump being used as a mask for patterning the bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04026—Bonding areas specifically adapted for layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0501—Shape
- H01L2224/05011—Shape comprising apertures or cavities
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0501—Shape
- H01L2224/05012—Shape in top view
- H01L2224/05013—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05073—Single internal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05075—Plural internal layers
- H01L2224/0508—Plural internal layers being stacked
- H01L2224/05082—Two-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05551—Shape comprising apertures or cavities
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/06102—Disposition the bonding areas being at different heights
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/06181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/11001—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
- H01L2224/11003—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for holding or transferring the bump preform
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/111—Manufacture and pre-treatment of the bump connector preform
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
- H01L2224/1143—Manufacturing methods by blanket deposition of the material of the bump connector in solid form
- H01L2224/11436—Lamination of a preform, e.g. foil, sheet or layer
- H01L2224/1144—Lamination of a preform, e.g. foil, sheet or layer by transfer printing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
- H01L2224/1146—Plating
- H01L2224/11462—Electroplating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
- H01L2224/11474—Multilayer masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/115—Manufacturing methods by chemical or physical modification of a pre-existing or pre-deposited material
- H01L2224/11505—Sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13012—Shape in top view
- H01L2224/13014—Shape in top view being circular or elliptic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13109—Indium [In] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13139—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/13164—Palladium [Pd] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/13169—Platinum [Pt] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/13298—Fillers
- H01L2224/13299—Base material
- H01L2224/133—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13344—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/13298—Fillers
- H01L2224/13299—Base material
- H01L2224/13395—Base material with a principal constituent of the material being a gas not provided for in groups H01L2224/133 - H01L2224/13391
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13575—Plural coating layers
- H01L2224/1358—Plural coating layers being stacked
- H01L2224/13582—Two-layer coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16265—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being a discrete passive component
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/27001—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
- H01L2224/27003—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for holding or transferring the layer preform
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/271—Manufacture and pre-treatment of the layer connector preform
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
- H01L2224/2743—Manufacturing methods by blanket deposition of the material of the layer connector in solid form
- H01L2224/27436—Lamination of a preform, e.g. foil, sheet or layer
- H01L2224/2744—Lamination of a preform, e.g. foil, sheet or layer by transfer printing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
- H01L2224/2746—Plating
- H01L2224/27462—Electroplating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/2747—Manufacturing methods using a lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/2747—Manufacturing methods using a lift-off mask
- H01L2224/27474—Multilayer masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/275—Manufacturing methods by chemical or physical modification of a pre-existing or pre-deposited material
- H01L2224/27505—Sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/279—Methods of manufacturing layer connectors involving a specific sequence of method steps
- H01L2224/27912—Methods of manufacturing layer connectors involving a specific sequence of method steps the layer being used as a mask for patterning other parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/2901—Shape
- H01L2224/29011—Shape comprising apertures or cavities
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29109—Indium [In] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29139—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/29164—Palladium [Pd] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/29169—Platinum [Pt] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29344—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/29395—Base material with a principal constituent of the material being a gas not provided for in groups H01L2224/293 - H01L2224/29391
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/32227—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the layer connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32265—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being a discrete passive component
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/731—Location prior to the connecting process
- H01L2224/73101—Location prior to the connecting process on the same surface
- H01L2224/73103—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81009—Pre-treatment of the bump connector or the bonding area
- H01L2224/8101—Cleaning the bump connector, e.g. oxide removal step, desmearing
- H01L2224/81012—Mechanical cleaning, e.g. abrasion using hydro blasting, brushes, ultrasonic cleaning, dry ice blasting, gas-flow
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81009—Pre-treatment of the bump connector or the bonding area
- H01L2224/8101—Cleaning the bump connector, e.g. oxide removal step, desmearing
- H01L2224/81013—Plasma cleaning
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81009—Pre-treatment of the bump connector or the bonding area
- H01L2224/81022—Cleaning the bonding area, e.g. oxide removal step, desmearing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/81201—Compression bonding
- H01L2224/81203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/81201—Compression bonding
- H01L2224/81208—Compression bonding applying unidirectional static pressure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81401—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/81409—Indium [In] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/81439—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/81444—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/81464—Palladium [Pd] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/81469—Platinum [Pt] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/8184—Sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83009—Pre-treatment of the layer connector or the bonding area
- H01L2224/8301—Cleaning the layer connector, e.g. oxide removal step, desmearing
- H01L2224/83012—Mechanical cleaning, e.g. abrasion using hydro blasting, brushes, ultrasonic cleaning, dry ice blasting, gas-flow
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83009—Pre-treatment of the layer connector or the bonding area
- H01L2224/8301—Cleaning the layer connector, e.g. oxide removal step, desmearing
- H01L2224/83013—Plasma cleaning
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83009—Pre-treatment of the layer connector or the bonding area
- H01L2224/83022—Cleaning the bonding area, e.g. oxide removal step, desmearing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/832—Applying energy for connecting
- H01L2224/83201—Compression bonding
- H01L2224/83203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/832—Applying energy for connecting
- H01L2224/83201—Compression bonding
- H01L2224/83208—Compression bonding applying unidirectional static pressure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83399—Material
- H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/83401—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/83409—Indium [In] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83399—Material
- H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/83438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/83439—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83399—Material
- H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/83438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/83444—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83399—Material
- H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/83463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/83464—Palladium [Pd] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83399—Material
- H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/83463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/83469—Platinum [Pt] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8384—Sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9211—Parallel connecting processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06565—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices having the same size and there being no auxiliary carrier between the devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/4821—Bridge structure with air gap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5381—Crossover interconnections, e.g. bridge stepovers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/1033—Gallium nitride [GaN]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/163—Connection portion, e.g. seal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Wire Bonding (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Eine Vorrichtung (2) ist auf einer Hauptoberfläche eines Substrats (1) ausgebildet. Die Hauptoberfläche des Substrats (1) ist über das Bonding-Bauteil (11, 12, 13) in einem hohlen Zustand an die Unterseite des Gegensubstrats (14) gebondet. Eine Schaltung (17) und eine Höckerstruktur (26) sind auf der Oberseite des Gegensubstrats (14) ausgebildet. Die Höckerstruktur (26) ist in einem Bereich positioniert, der zumindest dem Bonding-Bauteil (11, 12, 13) entspricht, und weist eine größere Höhe als diejenige der Schaltungsstruktur (17) auf.
Description
- Gebiet
- Die vorliegende Erfindung bezieht sich auf eine Struktur, in der ein Substrat und ein Gegensubstrat aneinander gebondet sind, und ein Verfahren zum Bonden der Substrate.
- Hintergrund
- Um die Montagefläche einer Halbleitervorrichtung zu reduzieren, wird eine Struktur vorgeschlagen, in der ein Halbleitersubstrat an ein anderes Halbleitersubstrat oder ein Substrat aus anderem als einem Halbleiter wie etwa Glas oder Saphir gebondet wird. Um die Zuverlässigkeit zu steigern, wird ferner auch eine Struktur vorgeschlagen, in der ein Versiegelungsrahmen zwischen Substraten vorgesehen ist, um einen hohlen Teil auszubilden (siehe beispielsweise Patentliteratur 1).
- Als ein Substrat-Bondingverfahren gibt es ein Wafer-Level-Chip-Scale-Package (WLCSP) genanntes Verfahren, bei dem ein Substrat in einem Waferzustand und ein Gegensubstrat aneinander gebondet und durch Zerteilen für jede Vorrichtung getrennt werden. Beispielsweise werden Vorrichtungen in einer Array-Form auf einem Substrat mittels eines Wafer-Prozesses ausgebildet, werden den Vorrichtungen entsprechende Schaltungen auch auf einem Gegensubstrat ausgebildet und werden beide über Verbindungshöcker verbunden. In diesem Verfahren können viele Vorrichtungen auf einmal gebildet werden und sind die Kosten niedriger als im Fall einer individuellen Einhausung.
- Zitatliste
- Patentliteratur
- [PTL 1]
JP 2009-285810 A - Zusammenfassung
- Technisches Problem
- Das Substrat und das Gegensubstrat werden ausgerichtet und gebondet, indem unter Verwendung von Oberflächenplatten (engl.: surface plates) Druck gleichmäßig von oben und unten angewendet wird. Zu dieser Zeit empfängt das Gegensubstrat einen nach unten gerichteten Druck für jedes Element wie etwa eine auf der Oberseite ausgebildete Schaltung, und daher können die Schaltungen oder dergleichen auf dem Gegensubstrat beschädigt werden. Ferner wird der Druck von der oberen Seite verteilt und auf die Verbindungshöcker übertragen, indem die Richtung geändert wird, und daher ist es nicht möglich, einen ausreichenden Druck direkt nach unten auf die Verbindungshöcker zu übertragen. In einigen Fällen wird dementsprechend eine Haftung der Verbindungshöcker verschlechtert und kann keine elektrische Leitung erhalten werden. Infolgedessen besteht ein Problem, dass die Zuverlässigkeit beeinträchtigt ist.
- Die vorliegende Erfindung wurde vor dem Hintergrund des Problems wie oben beschrieben gemacht, und es ist eine Aufgabe der vorliegenden Erfindung, eine Substrat-Bondingstruktur und ein Substrat-Bondingverfahren zu erhalten, die die Zuverlässigkeit verbessern können.
- Lösung für das Problem
- Eine Substrat-Bondingstruktur gemäß der vorliegenden Offenbarung umfasst: ein Substrat, das eine Hauptoberfläche aufweist; eine Vorrichtung, die auf der Hauptoberfläche des Substrats ausgebildet ist; ein Gegensubstrat, das eine der Hauptoberfläche gegenüberliegende Unterseite und eine der Unterseite entgegengesetzte Oberseite aufweist; ein Bonding-Bauteil, das die Hauptoberfläche des Substrats an die Unterseite des Gegensubstrats in einem hohlen Zustand bondet; und eine Schaltung und eine Höckerstruktur, die auf der Oberseite des Gegensubstrats ausgebildet sind, wobei die Höckerstruktur in einem Bereich positioniert ist, der zumindest dem Bonding-Bauteil entspricht, und eine größere Höhe als diejenige der Schaltung aufweist.
- Vorteilhafte Effekte der Erfindung
- In der vorliegenden Offenbarung sind eine Schaltung und eine Höckerstruktur auf der Oberseite des Gegensubstrats ausgebildet, und die Höckerstruktur ist in einem Bereich positioniert, der zumindest dem Bonding-Bauteil entspricht, und hat eine größere Höhe als diejenige der Schaltung. Wenn das Substrat und das Gegensubstrat aneinander gebondet werden, berührt dementsprechend die Schaltung mit einer geringen Höhe nicht die Oberflächenplatte, und daher kann die Schaltung geschützt werden. Ferner wird eine Last von der Oberflächenplatte auf der oberen Seite nicht auf die Schaltung verteilt, sondern über die Höckerstruktur linear auf die Verbindungshöcker und den Versiegelungsrahmen übertragen. Dementsprechend kann eine ausreichende Last beaufschlagt werden, und daher kann eine Haftung des Gegensubstrats und des Bonding-Bauteils sichergestellt werden. Infolgedessen kann die Zuverlässigkeit gesteigert werden.
- Figurenliste
-
-
1 ist eine Draufsicht, die eine Substrat-Bondingstruktur gemäß einer Ausführungsform 1 veranschaulicht. -
2 ist eine Schnittansicht entlang I-II in1 . -
3 ist eine Schnittansicht entlang III-IV in1 . -
4 ist eine Draufsicht, die ein Substrat gemäß der Ausführungsform 1 veranschaulicht. -
5 ist eine Unteransicht, die ein Gegensubstrat gemäß der Ausführungsform 1 veranschaulicht. -
6 ist eine Schnittansicht, die eine Beziehung zwischen der Luftbrücke und der Höckerstruktur veranschaulicht. -
7 ist eine Schnittansicht, die eine Beziehung zwischen der Luftbrücke und der Höckerstruktur veranschaulicht. -
8 ist eine Schnittansicht, die ein Beispiel eines Herstellungsprozesses auf einer Substratseite gemäß der Ausführungsform 1 veranschaulicht. -
9 ist eine Schnittansicht, die ein Beispiel eines Herstellungsprozesses auf einer Substratseite gemäß der Ausführungsform 1 veranschaulicht. -
10 ist eine Schnittansicht, die ein Beispiel eines Herstellungsprozesses auf einer Substratseite gemäß der Ausführungsform 1 veranschaulicht. -
11 ist eine Schnittansicht, die ein Beispiel eines Herstellungsprozesses auf einer Substratseite gemäß der Ausführungsform 1 veranschaulicht. -
12 ist eine Schnittansicht, die ein anderes Beispiel des Herstellungsprozesses auf der Substratseite gemäß der Ausführungsform 1 veranschaulicht. -
13 ist eine Schnittansicht, die ein anderes Beispiel des Herstellungsprozesses auf der Substratseite gemäß der Ausführungsform 1 veranschaulicht. -
14 ist eine Schnittansicht, die ein anderes Beispiel des Herstellungsprozesses auf der Substratseite gemäß der Ausführungsform 1 veranschaulicht. -
15 ist eine Schnittansicht, die einen Herstellungsprozess auf einer Gegensubstratseite gemäß der Ausführungsform 1 veranschaulicht. -
16 ist eine Schnittansicht, die einen Herstellungsprozess auf einer Gegensubstratseite gemäß der Ausführungsform 1 veranschaulicht. -
17 ist eine Schnittansicht, die einen Herstellungsprozess auf einer Gegensubstratseite gemäß der Ausführungsform 1 veranschaulicht. -
18 ist eine Schnittansicht, die einen Herstellungsprozess auf einer Gegensubstratseite gemäß der Ausführungsform 1 veranschaulicht. -
19 ist eine Schnittansicht, die einen Bondingprozess des Substrats und des Gegensubstrats gemäß der Ausführungsform 1 veranschaulicht. -
20 ist eine Schnittansicht, die einen Bondingprozess eines Substrats und eines Gegensubstrats gemäß einem Vergleichsbeispiel 1 veranschaulicht. -
21 ist eine Schnittansicht, die einen Bondingprozess eines Substrats und eines Gegensubstrats gemäß einem Vergleichsbeispiel 2 veranschaulicht. -
22 ist eine Schnittansicht, die ein modifiziertes Beispiel der Substrat-Bondingstruktur gemäß der Ausführungsform 1 veranschaulicht. -
23 ist eine Schnittansicht, die einen Hauptteil einer Substrat-Bondingstruktur gemäß einer Ausführungsform 2 veranschaulicht. -
24 ist eine Schnittansicht, die einen Hauptteil einer Substrat-Bondingstruktur gemäß einer Ausführungsform 3 veranschaulicht. -
25 ist eine Draufsicht, die eine Lagebeziehung der Höckerstruktur und eines Bonding-Bauteils der Substrat-Bondingstruktur gemäß der Ausführungsform 3 veranschaulicht. - Beschreibung der Ausführungsformen
- Eine Substrat-Bondingstruktur und ein Substrat-Bondingverfahren gemäß den Ausführungsformen der vorliegenden Offenbarung werden unter Bezugnahme auf die Zeichnungen beschrieben. Die gleichen Komponenten werden mit den gleichen Symbolen bezeichnet, und deren wiederholte Beschreibung kann weggelassen werden.
- Ausführungsform 1
-
1 ist eine Draufsicht, die eine Substrat-Bondingstruktur gemäß einer Ausführungsform 1 veranschaulicht.2 ist eine Schnittansicht entlang I-II in1 .3 ist eine Schnittansicht entlang III-IV in1 .4 ist eine Draufsicht, die ein Substrat gemäß der Ausführungsform 1 veranschaulicht.5 ist eine Unteransicht, die ein Gegensubstrat gemäß der Ausführungsform 1 veranschaulicht. Hier wird ein Beispiel beschrieben, in welchem die Substrat-Bondingstruktur für einen Leistungsverstärker, der einen GaN-HEMT-Transistor nutzt, verwendet wird. Die vorliegende Offenbarung ist jedoch nicht auf den Transistor, Schaltungen, einen Substrattyp und dergleichen beschränkt, die im Beispiel dargestellt werden. Ferner sind Materialien und Größen nur Beispiele und schränken den Nutzungsbereich nicht ein. - Ein Substrat
1 wird erhalten, indem zum Beispiel auf einem einkristallinen Substrat aus SiC oder Si eine GaN-AIGaN-Schicht hetero-epitaktisch aufgewachsen wird. Eine Vorrichtung2 , die ein HEMT-Transistor ist, ist auf einer Mitte einer Hauptoberfläche des Substrats1 ausgebildet. Ein einen Versiegelungsrahmen aufnehmendes Pad 3 ist so ausgebildet, dass es die Vorrichtung2 umgibt. - Die Vorrichtung
2 weist eine Gateelektrode 4, eine Sourceelektrode 5, eine Drainelektrode 6, ein mit der Gateelektrode 4 verbundenes Gate-Pad 7 und ein mit der Drainelektrode 6 verbundenes Drain-Pad 8 auf. Die Sourceelektrode 5 dient auch als Source-Pad. Vom Gate-Pad 7 wird eine Signalspannung empfangen, von der Sourceelektrode 5 wird Strom bereitgestellt und vom Drain-Pad 8 wird ein Signalstrom abgegeben. - Eine Breite der einzelnen Gateelektrode 4 beträgt annähernd 50 bis 500 µm, und eine Vielzahl an Gateelektroden 4 ist entsprechend einer geforderten Ausgangsleistung lateral parallel angeordnet. Obgleich hier ein Fall dargestellt ist, in dem zwei Gateelektroden 4 angeordnet sind, sind in Wirklichkeit annähernd 2 bis 100 Gateelektroden 4 angeordnet. Eine Größe der Vorrichtung
2 hängt von einer einzelnen Gatebreite und einer Anzahl an Gates ab, und, wenn die einzelne Gatebreite 500 µm beträgt und die Anzahl an Gates 70 ist, ist die Größe annähernd 1 mm lang und 3 mm breit. Je kleiner die Gatelänge, welche die laterale Breite der Gateelektrode 4 ist, ist, desto besser sind die Signalcharakteristiken. Beispielsweise hat eine Gateelektrode 4 eine laterale Breite von 0,1 bis 1,0 µm und hat eine Zweischichtstruktur, in der ein Ti-Film einer Dicke von 20 nm und ein AI-Film einer Dicke von 200 nm mittels eines Gasphasenabscheidungsverfahrens sequentiell ausgebildet werden. Die Drainelektrode 6 und die Sourceelektrode 5 sind mit einer epitaktischen GaN-Schicht auf dem Substrat1 in ohmschem Kontakt und werden gebildet, indem ein Ni-Film einer Dicke von 50 nm und ein Au-Film einer Dicke von 500 nm mittels eines Gasphasenabscheidungsverfahrens gebildet werden und ein Au-Film einer Dicke von 1 bis 10 µm darauf mittels Plattieren gebildet wird. Eine Dicke des Au-Films wird entsprechend einem zur Elektrode zu leitenden Stroms ausgewählt. Das Gate-Pad 7 und das Drain-Pad 8 sind aus einem Ti-Film einer Dicke von 500 nm und einem Au-Film einer Dicke von 1 bis 10 µm gebildet und sind mit der Drainelektrode 6 bzw. der Gateelektrode 4 verbunden. - Ein durch das Substrat
1 dringendes Kontaktloch 9 wird von einer Seite der rückseitigen Oberfläche des Substrats1 aus mittels Trockenätzung gebildet. Eine Dicke des Substrats1 beträgt annähernd 50 bis 100 µm, und ein Durchmesser des Kontaktlochs 9 beträgt 50 bis 100 µmϕ. Eine rückseitige Elektrode 10 ist in dem Kontaktloch 9 und auf einer rückseitigen Oberfläche des Substrats1 ausgebildet. Die rückseitige Elektrode 10 wird gebildet, indem eine Au-Plattierung einer Dicke von 1 bis 10 µm entsprechend einem in das Kontaktloch 9 zu leitenden Strom auf einem Saatfilm wie etwa einem Sputter-Film eines Ti-Films einer Dicke von 50 nm und eines Au-Films einer Dicke von 200 nm gebildet wird. - Verbindungshöcker
11 und12 sind auf dem Gate-Pad 7 bzw. dem Drain-Pad 8 ausgebildet. Ein Versiegelungsrahmen13 ist auf dem einen Versiegelungsrahmen aufnehmenden Pad 3 ausgebildet. Der Versiegelungsrahmen13 ist mit der Sourceelektrode 5 verbunden. Die Hauptoberfläche des Substrats1 und eine Unterseite des Gegensubstrats14 sind über die Verbindungshöcker11 und12 und den Versiegelungsrahmen13 in einem hohlen Zustand aneinander gebondet. Mit anderen Worten sind die Hauptoberfläche des Substrats1 und die Unterseite des Gegensubstrats14 voneinander getrennt, und ein Raum ist auf der Vorrichtung2 ausgebildet und wird durch die Verbindungshöcker11 und12 und den Versiegelungsrahmen13 abgestützt. Der Versiegelungsrahmen13 umgibt die Vorrichtung2 und versiegelt den Raum hermetisch, und dadurch wird die Zuverlässigkeit gesteigert. Man beachte, dass der Versiegelungsrahmen13 nicht immer ausgebildet sein muss. Die Höhen der Verbindungshöcker11 und12 und des Versiegelungsrahmens13 sind so eingerichtet, dass die Vorrichtung2 auf einer Seite des Substrats1 und das Gegensubstrat14 einander nicht berühren, und betragen zum Beispiel 10 µm. - Das Gegensubstrat
14 ist ein isolierendes Substrat aus Saphir, Glas, InP, SiC, GaAs oder dergleichen, ein Si-Substrat mit hohem Widerstand oder dergleichen. Eine Schaltung17 mit einem MIM-Kondensator 15 und einem Spiralinduktor 16, eine Gate-Extraktionselektrode 18 und eine Drain-Extraktionselektrode 19 sind auf einer Oberseite des Gegensubstrats14 ausgebildet. Die Schaltung17 ist eine Anpassungsschaltung und ist in diesem Fall eine Schaltung zur Oberschwingungs-Bearbeitung, die mit einer Eingangsseite des Transistors verbunden ist. Die Schaltung17 besteht aus Gasphasenabscheidungsfilmen eines Ti-Films einer Dicke von 50 nm und eines Au-Films einer Dicke von 1 µm und einem Au-Plattierungsfilm einer Dicke von 1 bis 5 µm. - Kontaktlöcher 20, 21 und 22, die durch das Gegensubstrat
14 dringen, werden mittels Trockenätzung von einer Seite der rückseitigen Oberfläche des Gegensubstrats14 aus gebildet. Eine Dicke des Gegensubstrats14 beträgt annähernd 50 bis 100 µm, und Durchmesser der Kontaktlöcher 20, 21 und 22 betragen 50 bis 100 µmϕ. Im Kontaktloch 20 ist eine Elektrode 23 ausgebildet. Eine Abschirmelektrode 24 ist in dem Kontaktloch 21 und auf einer rückseitigen Oberfläche des Gegensubstrats14 ausgebildet. Im Kontaktloch 22 ist eine Elektrode 25 ausgebildet. Die Elektroden 23 und 25 und die Abschirmelektrode 24 werden gebildet, indem eine Au-Plattierung einer Dicke von 1 bis 5 µm entsprechend einem in die Kontaktlöcher 20, 21 und 22 zu leitenden Strom auf Saatfilmen wie etwa einem Sputter-Film eines Ti-Films einer Dicke von 50 nm und eines Au-Films einer Dicke von 200 nm gebildet wird. Um die Verbindungshöcker11 und12 , die mit einem Gate und einem Drain verbunden sind, von der Abschirmelektrode 24 zu isolieren, werden die Elektroden 23 und 25 und die Abschirmelektrode 24 getrennt, indem sie nach Ausbildung des Plattierungsfilms und der Sputter-Filme strukturiert werden. - Die Gate-Extraktionselektrode 18 ist über die Elektrode 23 und den Verbindungshöcker
11 mit dem Gate-Pad 7 auf der Seite des Substrats1 verbunden. Die Gate-Extraktionselektrode 18 ist über den MIM-Kondensator 15 und den Spiralinduktor 16 separat mit der Abschirmelektrode 24 verbunden. Die Abschirmelektrode 24 ist mit der rückseitigen Elektrode 10, die geerdet ist, über den Versiegelungsrahmen13 und die Sourceelektrode 5 verbunden. Eine Oberschwingungs-Bearbeitung wird durch eine Schaltung von der Gate-Extraktionselektrode 18 zur Masse ermöglicht. Ferner schirmt die Abschirmelektrode 24 eine von der Vorrichtung2 auf der Seite des Substrats1 erzeugte elektromagnetische Welle ab, so dass die elektromagnetische Welle aus dem hohlen Teil nicht nach außen geht. - Die Drain-Extraktionselektrode 19 ist über die Elektrode 25 und den Verbindungshöcker
12 mit dem Drain-Pad 8 auf der Seite des Substrats1 verbunden. Ein Signal wird durch eine Drahtverbindung in die Gate-Extraktionselektrode 18 eingespeist, und ein Signal wird durch eine Drahtverbindung von der Drain-Extraktionselektrode 19 abgegeben. Auf diese Weise sind die Vorrichtung2 des Substrats1 und die Schaltung17 des Gegensubstrats14 über die Verbindungshöcker11 und12 und den Versiegelungsrahmen13 miteinander verbunden. - Höckerstrukturen
26 sind auf der Oberseite des Gegensubstrats14 durch eine Au-Plattierung von annähernd 10 µm ausgebildet. Die Höckerstrukturen26 sind in Bereichen ausgebildet, die zumindest den Verbindungshöckern11 und12 und dem Versiegelungsrahmen13 entsprechen, und weisen größere Höhen als diejenige der Schaltung17 auf. -
6 und7 sind Schnittansichten, die jeweils eine Beziehung zwischen der Luftbrücke und der Höckerstruktur veranschaulichen. Wenn beispielsweise die Schaltung17 eine Anpassungsschaltung eines Leistungsverstärkers eines GaN-HEMT ist, gibt es einen als Luftbrücke 27 bezeichneten Kreuzungsteilbereich von Drähten. Die Drähte sind durch die Luftbrücke 27 über eine Luftschicht annähernd 3 µm getrennt, um eine Kapazität zwischen den Drähten zu reduzieren, und daher ist die Luftbrücke 27 um 3 µm höher als umgebende Drähte. Die Höckerstruktur26 muss höher als die der Luftbrücke 27 ausgebildet werden. Wenn die Höckerstruktur26 wie in6 auf einer gestapelten Struktur des Gasphasenabscheidungsfilms 28 und des Plattierungsfilms 29 gebildet wird, muss die Höhe der Höckerstruktur26 größer als 3 µm ausgebildet werden. Wenn die Höckerstruktur26 wie in7 auf dem Gasphasenabscheidungsfilm 28 ausgebildet wird, muss die Höhe der Höckerstruktur26 größer als eine Plattierungsdicke + 3 µm ausgebildet werden. Obgleich hier ein Fall dargestellt ist, in dem die Schaltung17 auf nur der Oberseite des Gegensubstrats14 ausgebildet ist und nur die Abschirmelektrode 24 auf der rückseitigen Oberfläche ausgebildet ist, kann eine andere Schaltung auf der rückseitigen Oberfläche des Gegensubstrats14 ausgebildet werden. Obgleich ein Beispiel dargestellt ist, in welchem der MIM-Kondensator 15 und der Spiralinduktor 16 als die Schaltung17 auf der Oberseite platziert sind, umfasst ferner die Schaltung17 ferner auch eine Elemente elektrisch verbindende Verdrahtungsstruktur und einen Elemente verbindenden Verbindungsteilbereich. - Nachfolgend wird ein Substrat-Bondingverfahren gemäß der vorliegenden Ausführungsform beschrieben.
8 bis11 sind Schnittansichten, die jeweils ein Beispiel eines Herstellungsprozesses auf einer Substratseite gemäß der Ausführungsform1 veranschaulichen. Diese Zeichnungen entsprechen der Schnittansicht entlang III-IV in4 . In dem Beispiel werden mittels Au-Plattieren die Verbindungshöcker11 und12 und der Versiegelungsrahmen13 gebildet. Man beachte, dass die Verbindungshöcker11 und12 und der Versiegelungsrahmen13 mittels eines Strukturierungsprozesses durch ein Lift-off einer Abscheidung gebildet werden kann. - Wie in
8 veranschaulicht ist, werden zunächst auf der Hauptoberfläche des Substrats1 die Vorrichtung2 mit der Drainelektrode 6 und dergleichen, das Gate-Pad 7, das Drain-Pad 8 und das einen Versiegelungsrahmen aufnehmende Pad 3 als aufnehmende Pads gebildet. Man beachte, dass die Kontaktlöcher 9 und die rückseitige Elektrode 10 auf dem Substrat1 ebenfalls ausgebildet werden, aber Veranschaulichungen der Kontaktlöcher 9 und der rückseitigen Elektrode 10 in8 bis14 weggelassen sind. Man beachte, dass das Gate-Pad 7, das Drain-Pad 8 und die Drainelektrode 6 dahingehend beschrieben werden, dass sie die gleiche Dicke haben; aber dies ist eine vereinfachte Veranschaulichung, und die Drainelektrode 6 ist dicker als jene der anderen Elektroden, da die Drainelektrode 6 eine ohmsche Schicht in einer unteren Schicht enthält. Das Gate-Pad 7, das Drain-Pad 8 und das den Versiegelungsrahmen aufnehmende Pad 3 sind nicht immer notwendig; aber es ist erwünscht, dass sie als Fundamente der Verbindungshöcker11 und12 und des Versiegelungsrahmens13 ausgebildet werden. Dadurch sind die Höhen der Verbindungshöcker11 und12 und des Versiegelungsrahmens13 einheitlich, und die Bondingeigenschaft wird verbessert. Indem man einige der Elektroden der Vorrichtung2 als die Pads nutzt, wird ferner eine elektrische Verbindung beider einfach. - Was das aufnehmende Pad anbetrifft, werden mittels einer Gasphasenabscheidung oder dergleichen ein Material wie etwa Ti mit einer guten Haftung am Substrat
1 und ein Material mit einer guten Haftung an den Verbindungshöckern11 und12 und dem Versiegelungsrahmen13 kontinuierlich abgeschieden. Wenn die Verbindungshöcker11 und12 und der Versiegelungsrahmen13 zum Beispiel aus Au sind, werden die aufnehmenden Pads mittels kontinuierlicher Abscheidung von Ti/Au gebildet. Ferner werden die aufnehmenden Pads gleichzeitig mit den Elektroden der Vorrichtung2 während einer Vorrichtungsausbildung geschaffen. Man beachte, dass als die ohmsche Elektrode Ni/Au oder dergleichen in der unteren Schicht der Drainelektrode 6 notwendig ist, um die Vorrichtung zu konfigurieren. Schichtkonfigurationen der aufnehmenden Pads sind jedoch wünschenswerterweise gleich, da ein Bonding nicht stabil ist, wenn die Höhen der Verbindungshöcker11 und12 und des Versiegelungsrahmens13 nicht einheitlich sind. - Als Nächstes wird, wie in
9 veranschaulicht ist, ein Resist 30 einer unteren Schicht gebildet und strukturiert. Als Nächstes wird auf einer gesamten Oberfläche eine Stromversorgungsschicht 31 einer Plattierung ausgebildet. Als Nächstes wird, wie in10 veranschaulicht ist, ein Resist 32 einer oberen Schicht gebildet und strukturiert. - Dann wird durch elektrisches Plattieren ein Au-Plattierungsfilm nur in Öffnungsteilbereichen des Resists 32 der oberen Schicht gebildet. Man beachte, dass bei einer Au-Plattierung auf einem Wafer eine Einrichtung so konfiguriert ist, dass eine Plattierungsflüssigkeit umgewälzt wird, um einen Flüssigkeitsstrom auf einer WaferOberfläche einheitlich auszubilden, und innerhalb einer Wafer-Ebene ein elektrisches Feld ebenfalls einheitlich wird, wodurch eine Verteilung in der Ebene einer Plattierungsdicke gleichmäßig gemacht wird. Gutes Bonden kann nicht erhalten werden, wenn die Plattierungsdicke variiert, und daher ist der Plattierungsprozess wichtig. Danach werden das Resist 32 der oberen Schicht, die Stromversorgungsschicht 31 und das Resist 30 der unteren Schicht entfernt, und dadurch werden die Verbindungshöcker
11 und12 und der Versiegelungsrahmen13 wie in11 veranschaulicht erhalten. -
12 bis14 sind Schnittansichten, die jeweils ein anderes Beispiel des Herstellungsprozesses auf der Substratseite gemäß der Ausführungsform1 veranschaulichen. In dem Beispiel werden die Verbindungshöcker11 und12 und der Versiegelungsrahmen13 unter Verwendung einer Metallteilchenpaste gebildet. Eine Metallteilchenpaste ist ein Material, das präpariert wird, indem Metallteilchen mit einem Lösungsmittel gemischt werden. - Zuerst werden eine Vorrichtung
2 , ein Gate-Pad 7, ein Drain-Pad 8 und ein einen Versiegelungsrahmen aufnehmendes Pad 3 auf einer Hauptoberfläche eines Substrats1 wie in8 gebildet. Als Nächstes wird ein anderes Transfersubstrat 33 präpariert, und den Verbindungshöckern11 und12 und dem Versiegelungsrahmen13 entsprechende Strukturen werden auf dem Transfersubstrat 33 ausgebildet. Ausformungsverfahren schließen ein Verfahren, in welchem, nachdem die Metallteilchenpaste unter Verwendung eines Resists oder einer Maske in die Struktur gefüllt ist, das Resist oder die Maske entfernt wird, oder dergleichen ein. Nach einer Ausformung der Struktur wird ein Backen bzw. Brennen durchgeführt, und eine im Pastenmittel enthaltene Lösungsmittelkomponente wird verdampft. Eine Brenntemperatur beträgt im Fall einer Au-Paste annähernd 100 bis 200°C. Als Ergebnis wird eine Struktur, in der Metallteilchen aggregiert sind, gebildet, aber in dieser Stufe sind die Metallteilchen nicht integriert, und eine große Anzahl an Hohlräumen ist zwischen den Teilchen vorhanden. Man beachte, dass empirisch bekannt ist, dass im Fall einer Paste mit Au-Teilchen ein Volumenverhältnis der Teilchen und Hohlräume annähernd 1:1 beträgt. - Als Nächstes werden, wie in
13 veranschaulicht ist, die Struktur auf dem Substrat1 und die Struktur auf dem Transfersubstrat 33 ausgerichtet und danach erhitzt, werden das Substrat1 und das Transfersubstrat 33 von beiden Seiten unter Druck gesetzt, um die Verbindungshöcker11 und12 und den Versiegelungsrahmen13 an die Pads auf der Seite des Substrats1 zu bonden. Zur Zeit einer Druckbeaufschlagung werden die Verbindungshöcker11 und12 und der Versiegelungsrahmen13 , die aus der Metallteilchenpaste gebildet sind, komprimiert und verformt und werden die Hohlräume verkleinert. Ein Betrag der Verformung variiert gemäß dem Druck und einer Temperatur zur Zeit der Druckbeaufschlagung und beträgt annähernd 0 bis 20% einer ursprünglichen Höhe, wenn die Paste mit Au-Teilchen beispielsweise bei 30 MPa bei 150°C unter Druck gesetzt wird. Im Fall der Struktur mit einer Höhe von 20 µm wird die Höhe um annähernd 0 bis 4 µm reduziert. Infolgedessen können die Verbindungshöcker11 und12 und der Versiegelungsrahmen13 flexibel verformt werden und sich an die Uneinheitlichkeit der Höhen der aufnehmenden Pads oder die Unebenheit auf Mikrometerniveau auf Oberflächen anpassen. Wenn beispielsweise die aufnehmenden Pads jeweils durch Plattieren so ausgebildet werden, dass sie eine Dicke von 10 µm aufweisen, zeigen sich je nach der Strukturgröße oder der Verteilung in der Ebene des Wafers Höhenverteilungen mehrerer Mikrometer, aber die auf den aufnehmenden Pads ausgebildeten Strukturen aus der Metallteilchenpaste können die Höhenverteilungen absorbieren, um die Höhen einheitlich auszubilden. Selbst wenn zum Beispiel das aufnehmende Pad 3 ein Plattierungsfilm mit einer Dicke von 10 µm ist und das Gate-Pad 7 und das Drain-Pad 8 jeweils geschaffen werden, indem ein Gasphasenabscheidungsfilm einer Dicke von 2 µm und ein Plattierungsfilm einer Dicke von 10 µm gestapelt werden, ändern sich ferner Kontraktionsbeträge des Pastenmittels an den jeweiligen Stellen, was die gesamten Höhen einschließlich der Pads vereinheitlichen kann. Die Höhen werden vereinheitlicht, und dadurch werden die Haftung, die Versiegelbarkeit und elektrische Konnektivität bzw. Verbindungsfähigkeit verbessert, wenn das Substrat1 und das Gegensubstrat14 aneinander gebondet werden. - Schließlich wird das Transfersubstrat 33 entfernt, und damit ist der Herstellungsprozess auf der Seite des Substrats abgeschlossen. Wenn ein Material wie etwa Ti mit einer geringen Haftung an dem Material aus Metallteilchenpaste auf der Substratoberfläche beschichtet ist, wird das Transfersubstrat 33 leicht entfernt. Man beachte, dass die Struktur der Metallteilchenpaste auf einer Seite der Unterseite des Gegensubstrats
14 ausgebildet werden kann, ohne auf die Seite der Hauptoberfläche des Substrats1 beschränkt zu sein. -
15 bis18 sind Schnittansichten, die jeweils einen Herstellungsprozess auf einer Seite des Gegensubstrats gemäß der Ausführungsform1 veranschaulichen. Zuerst wird, wie in15 veranschaulicht ist, die Schaltung17 auf der Oberseite des Gegensubstrats14 ausgebildet. Die Schaltung17 ist hier mittels einer Metallstruktur einer einzigen Schicht dargestellt; aber in Wirklichkeit besteht die Schaltung17 aus einer Vielzahl von Metallstrukturen. Um eine Isolierung zwischen den Strukturen oder eine Zuverlässigkeit der Feuchtigkeitsbeständigkeit zu verbessern, wird ferner ein Isolierungsfilm wie etwa ein Siliziumoxidfilm mittels eines CVD-Verfahrens oder dergleichen ausgebildet, ist aber nicht veranschaulicht. - Als Nächstes wird, wie in
16 veranschaulicht ist, die Unterseite des Gegensubstrats14 geerdet oder poliert, um es dünn zu machen. Kontaktlöcher 20, 21 und 22 werden mittels Trockenätzung oder dergleichen von einer Seite der Unterseite des Gegensubstrats14 aus gebildet, wird eine Stromversorgungsschicht mittels eines Sputter-Verfahrens ausgebildet und wird danach eine Elektrode 34 aus einem dicken Film durch Plattieren gebildet. Wie in17 veranschaulicht ist, werden dann die Elektroden 23 und 25 und die Abschirmelektrode 24 durch Strukturieren mit einem Resist und Ätzen unnötiger Teilbereiche der Elektrode 34 ausgebildet. - Wie in
18 veranschaulicht ist, werden als Nächstes die Höckerstrukturen26 auf der Oberseite des Gegensubstrats14 gebildet. Die Höckerstrukturen26 sind Strukturen, die den Verbindungshöckern11 und12 und dem Versiegelungsrahmen13 entsprechen, und werden so ausgebildet, dass sie eine größere Höhe als diejenige der Schaltung17 aufweisen. Man beachte, dass eine Ausbildung der Höckerstrukturen26 direkt nach Ausbildung der Schaltung 27 durchgeführt werden kann und eine Ausbildung durch Ätzen der Kontaktlöcher 20, 21 und 22 von der Unterseite aus und eine Ausbildung der Elektrode 34 nur beispielhaft dargestellt sind. -
19 ist eine Schnittansicht, die einen Bondingprozess des Substrats und des Gegensubstrats gemäß der Ausführungsform1 veranschaulicht. Zuerst werden die Hauptoberfläche des Substrats1 in einem Waferzustand und die Unterseite des Gegensubstrats14 in einem Waferzustand ausgerichtet. Das Substrat1 und das Gegensubstrat14 werden aneinander gebondet, indem eine Druckbeaufschlagung und ein Erhitzen mit Oberflächenplatten, die flach und parallel sind, von oben und unten durchgeführt werden. Zu dieser Zeit werden die Höckerstrukturen26 mit der Oberflächenplatte so unter Druck gesetzt, dass die Oberflächenplatte die Schaltung17 nicht berührt, und die Hauptoberfläche des Substrats1 und die Unterseite des Gegensubstrats14 werden über die Verbindungshöcker11 und12 und den Versiegelungsrahmen13 aneinander gebondet. Haftflächen der Oberseiten der Verbindungshöcker11 und12 und des Versiegelungsrahmens13 und die Elektroden 23 und 25 und die Abschirmelektrode 24 auf der rückseitigen Oberfläche des Gegensubstrats14 sind flach und werden beide unter hoher Temperatur und hohem Druck gebondet. Eine Haftung kann durch Reinigen der Oberfläche erhöht werden, indem eine Plasmabearbeitung mit Ar und O2 durchgeführt wird und eine Ultraschallschwingung angewendet wird. Als das Material für beide können Metalle ausgewählt werden, die vor Erreichen der Schmelztemperaturen aneinander bonden. Beispielsweise umfassen Metalle, die leicht eine Mischkristallreaktion hervorrufen, Au, In und dergleichen, und Edelmetalle wie etwa Au, Pt, Ag und Pd können sich an ihren Oberflächen miteinander verbinden, selbst wenn sie von der gleichen Art sind. - Die Druckbeaufschlagung und das Erhitzen werden unter ähnlichen Bedingungen wie der Prozess in
13 durchgeführt. Damit werden Hohlräume in den Verbindungshöckern11 und12 und dem Versiegelungsrahmen13 , die aus der Metallteilchenpaste gebildet sind, weiter verengt, haften die Metallteilchen weiter aneinander und sind die Teilchenoberflächen aneinander gebondet, um einen Bulk bzw. eine Hauptmasse auszubilden, ohne die Schmelztemperatur des Metalls zu erreichen. Beispielsweise bildet eine Paste aus Au-Teilchen eine Hauptmasse bei 200°C unter 100 MPa. Im Fall der Struktur, die ursprünglich eine Höhe von 20 µm aufweist, wird die Struktur durch Bonden auf annähernd 10 µm komprimiert. - Nachfolgend wird ein Effekt der vorliegenden Ausführungsform beschrieben, indem mit Vergleichsbeispielen
1 und2 verglichen wird.20 ist eine Schnittansicht, die einen Bondingprozess eines Substrats und eines Gegensubstrats gemäß dem Vergleichsbeispiel1 veranschaulicht. Da es hier keine Höckerstruktur26 gibt, kann eine Oberflächenplatte einen Kontakt ausbilden, so dass eine Luftbrücke 27 und dergleichen auf einer Schaltung17 beschädigt und verformt wird. - Im Gegensatz dazu sind in der vorliegenden Ausführungsform die Höckerstrukturen
26 auf der Oberseite des Gegensubstrats14 ausgebildet, ist die Höckerstruktur26 an Positionen angeordnet, die zumindest den Verbindungshöckern11 und12 und dem Versiegelungsrahmen13 entsprechen, und hat die Höhe, die größer als diejenige der Schaltung17 ist. Wenn das Substrat1 und das Gegensubstrat14 aneinander gebondet werden, berührt dementsprechend die Schaltung17 mit einer geringen Höhe die Oberflächenplatte nicht, und daher kann die Schaltung17 geschützt werden. Ferner wird eine Last von der Oberflächenplatte auf der oberen Seite nicht auf die Schaltung17 verteilt, sondern über die Höckerstruktur26 linear auf die Verbindungshöcker11 und12 und den Versiegelungsrahmen13 übertragen. Dementsprechend kann eine ausreichende Last angewendet werden, und daher kann eine Haftung des Gegensubstrats14 und der Verbindungshöcker11 und12 und des Versiegelungsrahmens13 sichergestellt werden. Infolgedessen kann die Zuverlässigkeit erhöht werden. - Indem eine Haftung des Gegensubstrats
14 und der Verbindungshöcker11 und12 sichergestellt wird, kann die Zuverlässigkeit der elektrischen Verbindung beider gesteigert werden. Indem man eine Haftung des Gegensubstrats14 und des Versiegelungsrahmens13 sicherstellt, kann ferner die hermetische Versiegelbarkeit der Vorrichtung verbessert werden. Man beachte, dass ein Druck, der zum Zweck einer elektrischen Verbindung auf die Verbindungshöcker11 und12 angewendet wird, geringer als der Druck sein kann, der auf den Versiegelungsrahmen13 angewendet wird, um die hermetische Versiegelbarkeit zu verbessern. Dementsprechend ist die Höckerstruktur26 vorzugsweise in einem dem Versiegelungsrahmen13 entsprechenden Bereich vorgesehen, und der Druck zur Zeit des Bondens kann stärker auf den Versiegelungsrahmen13 als auf die Verbindungshöcker11 und12 angewendet werden. -
21 ist eine Schnittansicht, die einen Bondingprozess eines Substrats und eines Gegensubstrats gemäß einem Vergleichsbeispiel2 veranschaulicht. Es gibt in einem einem Verbindungshöcker11 entsprechenden Bereich einen Teilbereich ohne Höckerstruktur26 . Der Druck von einer Oberflächenplatte wird nicht linear auf den dem Teilbereich entsprechenden Verbindungshöcker11 übertragen, so dass der Bondingdruck gering ist und das Bonding ungenügend wird. Ferner besteht auch eine Möglichkeit, dass sich das Gegensubstrat14 verformt und ein Riss oder dergleichen auftritt. Dementsprechend werden die Höckerstrukturen26 vorzugsweise in Bereichen positioniert, die allen der Verbindungshöcker11 und12 und des Versiegelungsrahmens13 entsprechen. -
22 ist eine Schnittansicht, die ein modifiziertes Beispiel der Substrat-Bondingstruktur gemäß der Ausführungsform1 veranschaulicht. Wenn die Höckerstrukturen26 in den Bereichen angeordnet sind, die den Verbindungshöckern11 und12 und einem Versiegelungsrahmen13 entsprechen, kann der oben beschriebene Effekt erhalten werden, und ein Teil der Höckerstrukturen26 kann teilweise in einem anderen Bereich als den Bereichen positioniert werden, die den Verbindungshöckern11 und12 und dem Versiegelungsrahmen13 entsprechen. Jedoch ist es vorzuziehen, dass die Höckerstruktur26 nicht in dem Bereich positioniert wird, der von den Bereichen verschieden ist, die den Verbindungshöckern11 und12 und dem Versiegelungsrahmen13 entsprechen. Dadurch tritt keine Ungleichmäßigkeit an den Drücken von oben und unten auf das Gegensubstrat14 auf, und daher kann ein Bruch oder ein Riss des Gegensubstrats14 verhindert werden. - Indem man die Verbindungshöcker
11 und12 und den Versiegelungsrahmen13 aus dem Metallpastenmittel bildet, können die Höhen vor dem Bonden vereinheitlicht werden. Daher kann das Bonden innerhalb der Waferoberfläche stabil durchgeführt werden. Selbst wenn eine Differenz in den Höhen der aufnehmenden Pads auf der Grundlage besteht, können ferner die Höhen der Verbindungshöcker11 und12 und des Versiegelungsrahmens13 vereinheitlicht werden. Folglich gibt es wenige Einschränkungen für die Vorrichtung2 . Zum Beispiel ist es möglich, einen Bonding-Höcker auf einer Drainelektrode mit einer ohmschen Elektrode auszubilden, und zur gleichen Zeit ist es auch möglich, einen Bonding-Höcker auf einem Gate-Pad auszubilden, wo keine ohmsche Elektrode gebildet werden kann. Ferner enthält die Metallteilchenpaste Metallteilchen, so dass verglichen mit einem Hauptmassemetall, das durch Plattieren oder dergleichen gebildet wird, eine Oberfläche größer ist und das Bonden unter verhältnismäßig niedriger Temperatur und niedrigem Druck möglich ist. Indem man unter einer niedrigen Temperatur und einem niedrigen Druck bondet, kann die Vorrichtung2 , die einer hohen Temperatur nicht standhalten kann, gebildet werden. - Ausführungsform 2
-
23 ist eine Schnittansicht, die einen Hauptteil einer Substrat-Bondingstruktur gemäß einer Ausführungsform2 veranschaulicht. Eine Höckerstruktur26 hat eine kleinere Querschnittsfläche als diejenige eines Verbindungshöckers11 oder dergleichen und ist in einem gleichen Bereich oder innerhalb des dem Verbindungshöcker11 oder dergleichen entsprechenden Bereichs positioniert. Mit anderen Worten ist die Höckerstruktur26 in nur dem Bereich positioniert, der dem Verbindungshöcker11 oder dergleichen entspricht. Dadurch werden Kräfte, die zur Zeit des Bondens auf die Höckerstruktur26 angewendet werden, alle auf den Verbindungshöcker11 oder dergleichen angewendet, und daher kann eine Zuverlässigkeit der elektrischen Verbindung verbessert werden. - Ausführungsform 3
-
24 ist eine Schnittansicht, die einen Hauptteil einer Substrat-Bondingstruktur gemäß einer Ausführungsform 3 veranschaulicht. In der vorliegenden Ausführungsform ist eine Richtung entlang der Hauptoberfläche eines Substrats1 und einer Oberseite und einer Unterseite des Gegensubstrats14 als laterale Richtung festgelegt, und Schwerpunktlagen in der lateralen Richtung der Höckerstruktur26 und des Verbindungshöckers11 oder dergleichen entsprechen einander. Dadurch tritt durch eine Kraft, die von der Höckerstruktur26 und dem Verbindungshöcker11 oder dergleichen auf das Gegensubstrat14 angewendet wird, kein Moment auf, so dass eine Kraft, die das Gegensubstrat14 verformt, kaum wirkt und eine Beschädigung am Gegensubstrat14 durch einen Riss oder dergleichen kaum auftritt. -
25 ist eine Draufsicht, die eine Lagebeziehung der Höckerstruktur und eines Bonding-Bauteils der Substrat-Bondingstruktur gemäß der Ausführungsform 3 veranschaulicht. Wenn die Schwerpunktlagen in der lateralen Richtung der Höckerstruktur26 und des Verbindungshöckers11 oder dergleichen einander entsprechen, kann der oben beschriebene Effekt erhalten werden, und Strukturformen der Höckerstruktur26 und des Verbindungshöckers11 oder dergleichen können wie in einer Ansicht auf der linken Seite in25 verschieden sein oder die Anzahl an Unterteilungen der Höckerstruktur26 und des Verbindungshöckers11 oder dergleichen können wie in der Ansicht auf der rechten Seite unterschiedlich sein. Dadurch wird ein Grad an Gestaltungsfreiheit der Höckerstruktur26 und des Verbindungshöckers11 oder dergleichen erhöht. - Bezugszeichenliste
-
- 1
- Substrat;
- 2
- Vorrichtung;
- 11, 12
- Verbindungshöcker (Bonding-Bauteil);
- 13
- Versiegelungsrahmen (Bonding-Bauteil);
- 14
- Gegensubstrat;
- 17
- Schaltung;
- 26
- Höckerstruktur
- ZITATE ENTHALTEN IN DER BESCHREIBUNG
- Diese Liste der vom Anmelder aufgeführten Dokumente wurde automatisiert erzeugt und ist ausschließlich zur besseren Information des Lesers aufgenommen. Die Liste ist nicht Bestandteil der deutschen Patent- bzw. Gebrauchsmusteranmeldung. Das DPMA übernimmt keinerlei Haftung für etwaige Fehler oder Auslassungen.
- Zitierte Patentliteratur
-
- JP 2009285810 A [0004]
Claims (9)
- Substrat-Bondingstruktur, aufweisend: ein Substrat, das eine Hauptoberfläche aufweist; eine Vorrichtung, die auf der Hauptoberfläche des Substrats ausgebildet ist; ein Gegensubstrat, das eine der Hauptoberfläche gegenüberliegende Unterseite und eine der Unterseite entgegengesetzte Oberseite aufweist; ein Bonding-Bauteil, das die Hauptoberfläche des Substrats an die Unterseite des Gegensubstrats in einem hohlen Zustand bondet; und eine Schaltung und eine Höckerstruktur, die auf der Oberseite des Gegensubstrats ausgebildet sind, wobei die Höckerstruktur in einem Bereich positioniert ist, der zumindest dem Bonding-Bauteil entspricht, und eine größere Höhe als diejenige der Schaltung aufweist.
- Substrat-Bondingstruktur nach
Anspruch 1 , wobei das Bonding-Bauteil einen Verbindungshöcker enthält, der die Vorrichtung an die Schaltung bondet. - Substrat-Bondingstruktur nach
Anspruch 1 oder2 , wobei das Bonding-Bauteil einen Versiegelungsrahmen enthält, der so ausgebildet ist, dass er die Vorrichtung umgibt. - Substrat-Bondingstruktur nach einem der
Ansprüche 1 bis3 , wobei die Höckerstruktur in einem gleichen Bereich oder innerhalb des Bereichs, der dem Bonding-Bauteil entspricht, positioniert ist. - Substrat-Bondingstruktur nach einem der
Ansprüche 1 bis4 , wobei Schwerpunktlagen in einer lateralen Richtung der Höckerstruktur und des Bonding-Bauteils einander entsprechen. - Substrat-Bondingstruktur nach
Anspruch 5 , wobei Strukturformen oder die Anzahl an Unterteilungen der Höckerstruktur und des Bonding-Bauteils verschieden sind. - Verfahren zum Bonden von Substraten, aufweisend: ein Ausbilden einer Vorrichtung auf einer Hauptoberfläche eines Substrats; ein Ausbilden eines Bonding-Bauteils auf der Hauptoberfläche des Substrats; ein Ausbilden einer Schaltung und einer Höckerstruktur, die in einem Bereich positioniert ist, der zumindest dem Bonding-Bauteil entspricht, und eine größere Höhe als diejenige der Schaltung aufweist; und ein Unterdrucksetzen der Höckerstruktur mit einer Oberflächenplatte, so dass die Oberflächenplatte die Schaltung nicht berührt, und ein Bonden der Hauptoberfläche des Substrats an die Unterseite des Gegensubstrats über das Bonding-Bauteil in einem hohlen Zustand.
- Verfahren zum Bonden von Substraten nach
Anspruch 7 , wobei das Bonding-Bauteil durch Plattieren gebildet wird. - Verfahren zum Bonden von Substraten nach
Anspruch 7 , wobei das Bonding-Bauteil unter Verwendung einer Metallteilchenpaste gebildet wird.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2018/010522 WO2019176095A1 (ja) | 2018-03-16 | 2018-03-16 | 基板貼り合わせ構造及び基板貼り合わせ方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
DE112018007290T5 true DE112018007290T5 (de) | 2020-12-10 |
Family
ID=63668411
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE112018007290.8T Withdrawn DE112018007290T5 (de) | 2018-03-16 | 2018-03-16 | Substrat-Bondingstruktur und Substrat-Bondingverfahren |
Country Status (7)
Country | Link |
---|---|
US (1) | US11244874B2 (de) |
JP (1) | JP6394848B1 (de) |
KR (1) | KR102471813B1 (de) |
CN (1) | CN111868917B (de) |
DE (1) | DE112018007290T5 (de) |
TW (1) | TWI664883B (de) |
WO (1) | WO2019176095A1 (de) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP7164007B2 (ja) | 2019-03-06 | 2022-11-01 | 三菱電機株式会社 | 半導体装置及びその製造方法 |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4023159B2 (ja) * | 2001-07-31 | 2007-12-19 | ソニー株式会社 | 半導体装置の製造方法及び積層半導体装置の製造方法 |
JP4342174B2 (ja) | 2002-12-27 | 2009-10-14 | 新光電気工業株式会社 | 電子デバイス及びその製造方法 |
JP2005262382A (ja) * | 2004-03-18 | 2005-09-29 | Kyocera Corp | 電子装置およびその製造方法 |
JP4154379B2 (ja) * | 2004-09-13 | 2008-09-24 | キヤノン株式会社 | 基板間の電極間接合方法及び構造体 |
JP2006185968A (ja) * | 2004-12-24 | 2006-07-13 | Kyocera Corp | 電子装置 |
JP4354398B2 (ja) * | 2004-12-27 | 2009-10-28 | 三菱重工業株式会社 | 半導体装置及びその製造方法 |
TWI250581B (en) * | 2005-02-23 | 2006-03-01 | Advanced Semiconductor Eng | Three dimension package and method for manufacturing the same |
JP5013824B2 (ja) | 2005-11-16 | 2012-08-29 | 京セラ株式会社 | 電子部品封止用基板および複数個取り形態の電子部品封止用基板、並びに電子部品封止用基板を用いた電子装置および電子装置の製造方法 |
WO2007058280A1 (ja) | 2005-11-16 | 2007-05-24 | Kyocera Corporation | 電子部品封止用基板および複数個取り形態の電子部品封止用基板、並びに電子部品封止用基板を用いた電子装置および電子装置の製造方法 |
JP5174355B2 (ja) * | 2007-02-02 | 2013-04-03 | 新光電気工業株式会社 | 配線基板及びその製造方法と半導体装置 |
JP2009285810A (ja) | 2008-05-30 | 2009-12-10 | Toshiba Corp | 半導体装置およびその製造方法 |
US7872332B2 (en) | 2008-09-11 | 2011-01-18 | Micron Technology, Inc. | Interconnect structures for stacked dies, including penetrating structures for through-silicon vias, and associated systems and methods |
TWI447892B (zh) | 2009-04-20 | 2014-08-01 | Ind Tech Res Inst | 發光裝置與其製造方法 |
JP5968736B2 (ja) | 2012-09-14 | 2016-08-10 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP2015174150A (ja) * | 2014-03-13 | 2015-10-05 | 株式会社東芝 | Memsデバイスおよびその製造方法 |
JP2015211324A (ja) * | 2014-04-25 | 2015-11-24 | 京セラクリスタルデバイス株式会社 | 圧電デバイスの製造方法 |
US9688529B2 (en) * | 2014-06-10 | 2017-06-27 | Qorvo Us, Inc. | Glass wafer assembly |
JP6350759B2 (ja) * | 2015-08-18 | 2018-07-04 | 三菱電機株式会社 | 半導体装置 |
JP2017121701A (ja) | 2016-01-05 | 2017-07-13 | セイコーエプソン株式会社 | 圧電デバイス |
US10037963B2 (en) * | 2016-11-29 | 2018-07-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structure and method of forming the same |
CN110494963B (zh) | 2017-03-29 | 2023-06-13 | 三菱电机株式会社 | 中空封装器件及其制造方法 |
-
2018
- 2018-03-16 KR KR1020207025974A patent/KR102471813B1/ko active IP Right Grant
- 2018-03-16 WO PCT/JP2018/010522 patent/WO2019176095A1/ja active Application Filing
- 2018-03-16 CN CN201880091122.2A patent/CN111868917B/zh active Active
- 2018-03-16 US US16/763,666 patent/US11244874B2/en active Active
- 2018-03-16 JP JP2018534896A patent/JP6394848B1/ja active Active
- 2018-03-16 DE DE112018007290.8T patent/DE112018007290T5/de not_active Withdrawn
- 2018-04-23 TW TW107113702A patent/TWI664883B/zh active
Also Published As
Publication number | Publication date |
---|---|
US11244874B2 (en) | 2022-02-08 |
KR102471813B1 (ko) | 2022-11-28 |
TWI664883B (zh) | 2019-07-01 |
TW201940025A (zh) | 2019-10-01 |
JP6394848B1 (ja) | 2018-09-26 |
JPWO2019176095A1 (ja) | 2020-04-16 |
KR20200118189A (ko) | 2020-10-14 |
CN111868917A (zh) | 2020-10-30 |
CN111868917B (zh) | 2024-06-04 |
WO2019176095A1 (ja) | 2019-09-19 |
US20200365473A1 (en) | 2020-11-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE68918775T2 (de) | Chip-auf-Chip-Verbindungsschema für integrierte Halbleiterschaltungen. | |
EP0610709B1 (de) | Verfahren zur Herstellung einer dreidimensionalen Schaltungsanordnung | |
DE102013113061B4 (de) | Halbleitervorrichtung und Verfahren für deren Herstellung | |
DE112016003737T5 (de) | Halbleitervorrichtung | |
DE102009042191A1 (de) | Wafer-Level-gekapselte integrierte MEMS-Schaltung | |
DE69209970T2 (de) | Höckerelektrodenstruktur und Halbleiterchip mit dieser Struktur | |
DE102008014736A1 (de) | Halbleiterbausteinpackung mit Multi-Chips in einer Seite-an-Seite-Anordnung und das dazugehörige Verfahren | |
DE102008010098A1 (de) | Halbleiterpackage mit einer ein Die aufnehmenden durchgehenden Ausnehmung und einer Verbindungsbohrung und ein Verfahren zu deren Herstellung | |
WO2017148991A2 (de) | Verfahren zur herstellung eines halbleiterbauelements und halbleiterbauelement | |
DE102014114004B4 (de) | Metallumverdrahtungsschicht für geformte Substrate | |
DE102013110541A1 (de) | Integrierte schaltung, chipgehäuse und verfahren zur herstellung einer integrierten schaltung | |
DE10223738B4 (de) | Verfahren zur Verbindung integrierter Schaltungen | |
DE10030546B4 (de) | Befestigungsverfahren für elektronische Bauelemente | |
DE112017007356T5 (de) | Hohle versiegelte Vorrichtung und Herstellungsverfahren dafür | |
DE112018007290T5 (de) | Substrat-Bondingstruktur und Substrat-Bondingverfahren | |
DE69128388T2 (de) | Verbindungsstruktur | |
DE69316159T2 (de) | Verfahren zum Aufbringen von Kontakthöckern auf einer Halbleitervorrichtung sowie zum Verbinden dieser Vorrichtung mit einer Leiterplatte | |
DE102009001522A1 (de) | Halbleiteranordnung mit Kondensator | |
DE10011005A1 (de) | Multi-Chip-Modul und Verfahren zum Herstellen eines Multi-Chip-Moduls | |
DE102007002807B4 (de) | Chipanordnung | |
EP1696481A2 (de) | Verfahren zur Integration eines elektronischen Bauteils in einer Substratkavität | |
DE10108081B4 (de) | Anordnung eines Halbleiterchips auf einem Substrat | |
DE102019006291A1 (de) | SIC MOSFET-Halbleitergehäuse und verwandte Verfahren | |
DE19710375C2 (de) | Verfahren zum Herstellen von räumlich strukturierten Bauteilen | |
DE102019104334A1 (de) | Halbleiteranordnung und verfahren zum herstellen einer hableiteranordnung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
R012 | Request for examination validly filed | ||
R084 | Declaration of willingness to licence | ||
R016 | Response to examination communication | ||
R016 | Response to examination communication | ||
R120 | Application withdrawn or ip right abandoned |