CN204991696U - 传感芯片封装组件和具有该传感芯片封装组件的电子设备 - Google Patents

传感芯片封装组件和具有该传感芯片封装组件的电子设备 Download PDF

Info

Publication number
CN204991696U
CN204991696U CN201520701432.5U CN201520701432U CN204991696U CN 204991696 U CN204991696 U CN 204991696U CN 201520701432 U CN201520701432 U CN 201520701432U CN 204991696 U CN204991696 U CN 204991696U
Authority
CN
China
Prior art keywords
sensing chip
chip package
metal substrate
package assembling
pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201520701432.5U
Other languages
English (en)
Inventor
柳玉平
龙卫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Goodix Technology Co Ltd
Original Assignee
Shenzhen Huiding Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Huiding Technology Co Ltd filed Critical Shenzhen Huiding Technology Co Ltd
Priority to CN201520701432.5U priority Critical patent/CN204991696U/zh
Application granted granted Critical
Publication of CN204991696U publication Critical patent/CN204991696U/zh
Priority to PCT/CN2016/098161 priority patent/WO2017041689A1/zh
Priority to EP16843627.7A priority patent/EP3214648A4/en
Priority to KR1020177015547A priority patent/KR101964763B1/ko
Priority to US15/611,766 priority patent/US10121750B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/562Protection against mechanical damage
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01DMEASURING NOT SPECIALLY ADAPTED FOR A SPECIFIC VARIABLE; ARRANGEMENTS FOR MEASURING TWO OR MORE VARIABLES NOT COVERED IN A SINGLE OTHER SUBCLASS; TARIFF METERING APPARATUS; MEASURING OR TESTING NOT OTHERWISE PROVIDED FOR
    • G01D5/00Mechanical means for transferring the output of a sensing member; Means for converting the output of a sensing member to another variable where the form or nature of the sensing member does not constrain the means for converting; Transducers not specially adapted for a specific variable
    • G01D5/12Mechanical means for transferring the output of a sensing member; Means for converting the output of a sensing member to another variable where the form or nature of the sensing member does not constrain the means for converting; Transducers not specially adapted for a specific variable using electric or magnetic means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4821Flat leads, e.g. lead frames with or without insulating supports
    • H01L21/4825Connection or disconnection of other leads to or from flat leads, e.g. wires, bumps, other flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4821Flat leads, e.g. lead frames with or without insulating supports
    • H01L21/4828Etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565Moulds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49503Lead-frames or other flat leads characterised by the die pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49517Additional leads
    • H01L23/4952Additional leads the additional leads being a bump or a wire
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49548Cross section geometry
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49579Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H01L23/49582Metallic layers on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05553Shape in top view being rectangular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16245Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/4501Shape
    • H01L2224/45012Cross-sectional shape
    • H01L2224/45015Cross-sectional shape being circular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48095Kinked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48475Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H01L2224/48476Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
    • H01L2224/48477Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding)
    • H01L2224/48478Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball
    • H01L2224/48479Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48475Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H01L2224/48499Material of the auxiliary connecting means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/494Connecting portions
    • H01L2224/4943Connecting portions the connecting portions being staggered
    • H01L2224/49433Connecting portions the connecting portions being staggered outside the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83192Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00012Relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015Shape
    • H01L2924/1016Shape being a cuboid
    • H01L2924/10161Shape being a cuboid with a rectangular active surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/157Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2924/15738Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
    • H01L2924/15747Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/1815Shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/35Mechanical effects
    • H01L2924/351Thermal stress
    • H01L2924/3511Warping

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Geometry (AREA)
  • Solid State Image Pick-Up Elements (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Pressure Sensors (AREA)

Abstract

本实用新型公开了传感芯片封装组件和具有该传感芯片封装组件的电子设备,传感芯片封装组件包括:金属基板,其具有焊盘区和放置区,焊盘区具有多个金属焊盘;传感芯片,其位于金属基板的上表面,传感芯片具有多个传感芯片焊盘;电连接组件,其电连接金属焊盘和传感芯片焊盘;封装材料覆盖件,其覆盖金属基板、传感芯片以及电连接组件,其中任意相邻两个金属焊盘之间通过封装材料覆盖件绝缘间隔。该传感芯片封装组件具有开发周期短和翘曲小的优点,从而在节省成本的同时提高后续组装效率,并且由于金属基板上多个金属焊盘彼此独立,可以实现传感芯片与金属基板间多个信号的独立传递,从而明显降低多个信号间的干扰风险。

Description

传感芯片封装组件和具有该传感芯片封装组件的电子设备
技术领域
本实用新型属于电子领域,具体而言,本实用新型涉及一种传感芯片封装组件和具有该传感芯片封装组件的电子设备。
背景技术
当前生物识别的主流封装主要采用PCB基板类封装,然而由于PCB基板类封装每次开发都需要经过单独设计,并且PCB基板开模才能做下去,导致整个开发周期会比较长,成本高,同时该PCB基板存在翘曲大的隐患,从而严重影响后续组装工艺作业,同时由于PCB基板上焊盘间互联,使得传感芯片与PCB基板之间的电信号传递彼此受到干扰,从而影响信号的准确性。
因此,现有的传感芯片封装组件有待进一步改善。
实用新型内容
本实用新型旨在至少在一定程度上解决相关技术中的技术问题之一。为此,本实用新型的一个目的在于提出一种传感芯片封装组件和具有该传感芯片封装组件的电子设备,该传感芯片封装组件具有开发周期较短和翘曲较小的优点,从而在节省成本的同时提高后续组装效率,并且由于金属基板上多个金属焊盘彼此独立,可以实现传感芯片与金属基板间多个信号的独立传递,从而明显降低多个信号间的干扰风险。
在本实用新型的一个方面,本实用新型提出了一种传感芯片封装组件。根据本实用新型的实施例,该传感芯片封装组件包括:金属基板,所述金属基板具有焊盘区和放置区,所述焊盘区具有多个金属焊盘;传感芯片,所述传感芯片位于所述金属基板的上表面,所述传感芯片具有多个传感芯片焊盘;电连接组件,所述电连接组件电连接所述金属焊盘和所述传感芯片焊盘;以及封装材料覆盖件,所述封装材料覆盖件覆盖所述金属基板、所述传感芯片以及所述电连接组件、并且所述金属基板下表面未被所述封装材料覆盖件覆盖,其中任意相邻两个所述金属焊盘之间通过所述封装材料覆盖件绝缘间隔。
根据本实用新型实施例的传感芯片封装组件具有开发周期较短和翘曲较小的优点,从而在节省成本的同时提高后续组装效率,并且由于金属基板上多个金属焊盘彼此独立,可以实现传感芯片与金属基板间多个信号的独立传递,从而明显降低多个信号间的干扰风险。
另外,根据本实用新型上述实施例的传感芯片封装组件还可以具有如下附加的技术特征:
任选地,所述电连接组件为焊线或金属凸块。由此,可以实现传感芯片和金属基板间信号的稳定传递。
任选地,所述焊线为金线、铜线、铝线或合金线。由此,可以进一步实现传感芯片和金属基板间信号的稳定传递。
任选地,所述焊线的线径不低于15微米。由此,可以进一步实现传感芯片和金属基板间信号的稳定传递。
任选地,所述金属凸块为金凸块、铜凸块或锡凸块。由此,可以进一步实现传感芯片和金属基板间信号的稳定传递。
任选地,多个所述金属焊盘的形状不同。由此,可以根据实际需要容纳更多的金属焊盘。
任选地,每个所述金属焊盘均形成为圆形或者多边形。由此,可以根据实际需要容纳更多的金属焊盘。
任选地,所述封装材料覆盖件的介电常数大于3。由此,可以使得所得传感芯片封装组件具有较高的稳定性。
任选地,所述传感芯片与所述金属焊盘之间的距离大于20微米。由此,可以进一步提高所得传感芯片封装组件的稳定性。
任选地,所述金属基板为铜质基板。由此,可以显著降低基板的翘曲程度,从而进一步提高所得传感芯片封装组件的稳定性。
在本实用新型的第二个方面,本实用新型提出了一种电子设备,根据本实用新型的实施例,该电子设备包括上述所述的传感芯片封装组件。由此,通过使用上述传感芯片封装组件,可以显著降低该电子设备的开发周期和原料成本,同时可以显著提高该电子设备内部信号传递稳定性。需要说明的是,前面针对传感芯片封装组件所描述的特征和优点同样适用于该电子设备,在此不再赘述。
本实用新型的附加方面和优点将在下面的描述中部分给出,部分将从下面的描述中变得明显,或通过本实用新型的实践了解到。
附图说明
本实用新型的上述和/或附加的方面和优点从结合下面附图对实施例的描述中将变得明显和容易理解,其中:
图1是根据本实用新型一个实施例的传感芯片封装组件的纵切面示意图;
图2是根据本实用新型一个实施例的传感芯片封装组件的横切面示意图;
图3是根据本实用新型再一个实施例的传感芯片封装组件的横切面示意图;
图4是根据本实用新型又一个实施例的传感芯片封装组件的横切面示意图;
图5是根据本实用新型再一个实施例的传感芯片封装组件的纵切面示意图;
图6是根据本实用新型又一个实施例的传感芯片封装组件的纵切面示意图。
具体实施方式
下面详细描述本实用新型的实施例,所述实施例的示例在附图中示出,其中自始至终相同或类似的标号表示相同或类似的元件或具有相同或类似功能的元件。下面通过参考附图描述的实施例是示例性的,旨在用于解释本实用新型,而不能理解为对本实用新型的限制。
在本实用新型的描述中,需要理解的是,术语“中心”、“纵向”、“横向”、“长度”、“宽度”、“厚度”、“上”、“下”、“前”、“后”、“左”、“右”、“竖直”、“水平”、“顶”、“底”、“内”、“外”、“顺时针”、“逆时针”、“轴向”、“径向”、“周向”等指示的方位或位置关系为基于附图所示的方位或位置关系,仅是为了便于描述本实用新型和简化描述,而不是指示或暗示所指的装置或元件必须具有特定的方位、以特定的方位构造和操作,因此不能理解为对本实用新型的限制。
此外,术语“第一”、“第二”仅用于描述目的,而不能理解为指示或暗示相对重要性或者隐含指明所指示的技术特征的数量。由此,限定有“第一”、“第二”的特征可以明示或者隐含地包括至少一个该特征。在本实用新型的描述中,“多个”的含义是至少两个,例如两个,三个等,除非另有明确具体的限定。
在本实用新型中,除非另有明确的规定和限定,术语“安装”、“相连”、“连接”、“固定”等术语应做广义理解,例如,可以是固定连接,也可以是可拆卸连接,或成一体;可以是机械连接,也可以是电连接;可以是直接相连,也可以通过中间媒介间接相连,可以是两个元件内部的连通或两个元件的相互作用关系,除非另有明确的限定。对于本领域的普通技术人员而言,可以根据具体情况理解上述术语在本实用新型中的具体含义。
在本实用新型中,除非另有明确的规定和限定,第一特征在第二特征“上”或“下”可以是第一和第二特征直接接触,或第一和第二特征通过中间媒介间接接触。而且,第一特征在第二特征“之上”、“上方”和“上面”可是第一特征在第二特征正上方或斜上方,或仅仅表示第一特征水平高度高于第二特征。第一特征在第二特征“之下”、“下方”和“下面”可以是第一特征在第二特征正下方或斜下方,或仅仅表示第一特征水平高度小于第二特征。
在本实用新型的一个方面,本实用新型提出了一种传感芯片封装组件。根据本实用新型的实施例,参考图1,该传感芯片封装组件包括:金属基板100、传感芯片200、电连接组件300和封装材料覆盖件400,其中,金属基板100具有焊盘区11和放置区12,焊盘区11具有多个金属焊盘13,传感芯片200位于金属基板100的上表面,传感芯片200具有多个传感芯片焊盘21;电连接组件300电连接金属焊盘13和传感芯片焊盘21;封装材料覆盖件400覆盖金属基板100、传感芯片200以及电连接组件300、并且金属基板100下表面未被封装材料覆盖件400覆盖,其中任意相邻两个金属焊盘13之间通过封装材料覆盖件400绝缘间隔。发明人发现,传感芯片封装组件通过采用金属基板替代传统的PCB基板,由于金属基板开发周期短和成本较低的特点,使得可以显著节省该传感芯片封装组件的生产成本,同时由于金属基板热膨胀系数固定,从而可以有效缓解以往PCB基板翘曲大的难题,进而可以显著提高后续组装效率,并且使用金属基板使得选择封装材料的树脂方向更加明确,从而使得产品可以少走很多注塑重复验证的弯路,进而进一步降低该传感芯片封装组件的生产成本,另外通过采用本实用新型结构的金属基板,由于该金属基板上多个金属焊盘彼此独立,可以实现传感芯片与金属基板间多个信号的独立传递,从而明显降低多个信号间的干扰风险。
根据本实用新型的一个实施例,金属基板100上的焊盘区11和放置区12可以为金属基板上分别独立的两个区域,即二者彼此之间并不互联。
根据本实用新型的再一个实施例,金属基板可以为焊盘区和放置区预先彼此断开的金属基板,也可以为焊盘区和放置区预先互联的且后续通过刻蚀使得二者彼此分开的金属基板。具体的,无论是采用焊盘区和放置区预先彼此断开的金属基板还是采用焊盘区和放置区预先互联的且后续通过刻蚀使得二者彼此分开的金属基板,焊盘区的金属焊盘均会在封装材料覆盖件的作用下最终被固定,从而可以实现传感芯片与金属基板之间信号的直连,从而有效避免多个信号的互相干扰。
根据本实用新型的又一个实施例,金属基板100的具体类型并不受特别限制,根据本实用新型的具体实施例,金属基板100可以为铜质基板。由此,通过采用铜质基板,由于铜质基板较传统的PCB基板成分单一,使得其热膨胀系数较为固定,从而可以有效缓解以往PCB基板翘曲大的难题,进而可以显著提高后续组装效率,并且使用铜质基板使得选择封装材料的树脂方向较其他类型的金属基板更加明确,从而使得产品可以少走很多注塑重复验证的弯路,进而进一步降低该传感芯片封装组件的生产成本
根据本实用新型的又一个实施例,金属基板上多个金属焊盘的形状可以不同,本领域技术人员可以根据实际需要进行选择,根据本实用新型的具体实施例,多个金属焊盘可以为圆形或多边形,例如,如图2-4所示,多个金属焊盘可以为形状大小均一的条形金属焊盘,也可以为形状相同长度不同的条形金属焊盘,或者为大小相同的圆形的金属焊盘,具体的,本领域技术人员可以根据信号传递的实际需要进行选择。需要说明的是,本领域技术人员也可以根据实际需要将上述三种形状的金属焊盘进行组合。
根据本实用新型的又一个实施例,传感芯片200的具体类型并不受特别限制,本领域技术人员可以根据实际需要进行选择,根据本实用新型的具体实施例,传感芯片200可以为电容型传感芯片。具体的,该传感芯片中具有集成电路,并且该集成电路可以在通电情况下产生信号,且实现一定目的的功能。
根据本实用新型的又一个实施例,传感芯片200上的传感芯片焊盘21与金属焊盘13一一对应,从而可以实现传感芯片与金属基板之间多个信号的独立传递,进而降低多个信号之间的相互干扰。
根据本实用新型的又一个实施例,电连接组件300的具体类型并不受特别限制,本领域技术人员可以根据实际需要进行选择,根据本实用新型的具体实施例,电连接组件300可以为焊线或金属凸块。根据本实用新型的一个具体示例,如图5所示,电连接组件300为焊线,传感芯片200位于金属基板100的放置区12的上表面上,焊线电连接传感芯片焊盘和金属焊盘,从而可以实现传感芯片与金属基板之间信号的传递。根据本实用新型再一个具体示例,如图6所示,电连接组件300为金属凸块,传感芯片200位于金属基板100之上,并且传感芯片200由金属凸块固定在金属基板100之上且金属凸块电连接传感芯片焊盘和金属焊盘,从而可以实现传感芯片与金属基板之间信号的传递。
根据本实用新型的又一个实施例,焊线的具体类型并不受特别限制,本领域技术人员可以根据实际需要进行选择,根据本实用新型的具体实施例,焊线可以为金线、铜线、铝线或合金线。由此,由于该类焊线具有较低的电阻,从而可以显著提高传感芯片与金属基板之间信号的稳定传递。
根据本实用新型的又一个实施例,焊线的线径并不受特别限制,本领域技术人员可以根据实际需要进行选择,根据本实用新型的具体实施例,焊线的粒径可以为不低于15微米。发明人发现,若焊线线径低于15微米,所得焊线容易因线张力较小而趴在芯片边缘,从而导致芯片短路。
根据本实用新型的又一个实施例,金属凸块的具体类型并不受特别限制,本领域技术人员可以根据实际需要进行选择,根据本实用新型的具体实施例,金属凸块可以为金凸块、铜凸块或锡凸块。由此,可以进一步提高传感芯片与金属基板之间信号传递的稳定性。
根据本实用新型的又一个实施例,封装材料覆盖件400的具体类型并不受特别限制,本领域技术人员可以根据实际需要进行选择,根据本实用新型的具体实施例,封装材料覆盖件可以为由介电常数大于3的材料构成的组件。根据本实用新型的具体示例,封装材料覆盖件可以由环氧树脂制成。发明人发现,该类型的封装材料具有良好的化学稳定性,并且导热性能好、热膨胀系数小,同时具有较好的机械强度,便于加工,另外价格低廉,便于自动化生产等,由此,选择该类型的封装材料可以进一步提高传感芯片封装组件的稳定性和可靠性。
根据本实用新型又一个实施例,传感芯片与金属焊盘之间的距离并不受特别限制,本领域技术人员可以根据实际需要进行选择,根据本实用新型的具体实施例,传感芯片与金属焊盘之间的距离可以大于20微米。发明人发现,工艺上,针对焊线方式,因为线径大于15微米,焊线需烧球,焊球本身存在厚度且芯片本身也有厚度,总厚度会大于20微米,若传感芯片与金属焊盘之间距低于20微米,会导致球颈部剩余连接距离不足;针对金属凸块方式,凸块本身高度通常大于20微米。综上,如传感芯片与金属焊盘之间距低于20微米,芯片与金属焊盘间的连接会存在困难。
根据本实用新型的又一个实施例,封装材料覆盖件可以完全覆盖传感芯片上表面,也可以只覆盖传感芯片四周而裸露传感芯片上表面,针对具体的结构,本领域技术人员可以根据实际需要进行选择。
为了方便理解,下面对制备本实用新型实施例的传感芯片封装组件的方法进行详细描述。下面以电连接组件为焊线,金属基板为完整基板为例。
首先,在金属基板的放置区涂覆粘合剂,以便在金属基板的放置区形成粘合层,本领域技术人员可以根据实际需要对采用的粘合剂类型和粘合层厚度进行选择,然后将传感芯片放置在粘合层上,以便使得传感芯片固定在金属基板放置区的上表面,并且将采用焊线将传感芯片焊盘与金属焊盘实现电连接,接着将所得组件放置在模具中,并且模具的上方可以高于传感芯片上表面,然后向模具中填充液态的封装材料,本领域技术人员可以根据实际需要对液态封装材料的填充量以及填充压力、温度等条件进行调整,接着将上述得到的填充有封装材料的芯片组件进行固化,本领域技术人员可以根据实际需要对固化时间、固化温度和固化压力等条件进行调整,最后沿着焊盘区的边缘对金属基板进行刻蚀,以便使得焊盘区与放置区相互断开,并且多个金属焊盘彼此间隔,同时由于多个金属焊盘之间具有封装材料覆盖件,从而可以获得上述的传感芯片封装组件,当焊盘区被切断开时,独立的金属焊盘可以被封装材料覆盖件完好的固定起来而不会脱落,从而可以保证封装使用安全。
在本实用新型的第二个方面,本实用新型提出了一种电子设备,根据本实用新型的实施例,该电子设备包括上述所述的传感芯片封装组件。由此,通过使用上述传感芯片封装组件,可以显著降低该电子设备的开发周期和原料成本,同时可以显著提高该电子设备内部信号传递稳定性。需要说明的是,前面针对传感芯片封装组件所描述的特征和优点同样适用于该电子设备,在此不再赘述。
在本说明书的描述中,参考术语“一个实施例”、“一些实施例”、“示例”、“具体示例”、或“一些示例”等的描述意指结合该实施例或示例描述的具体特征、结构、材料或者特点包含于本实用新型的至少一个实施例或示例中。在本说明书中,对上述术语的示意性表述不必须针对的是相同的实施例或示例。而且,描述的具体特征、结构、材料或者特点可以在任一个或多个实施例或示例中以合适的方式结合。此外,在不相互矛盾的情况下,本领域的技术人员可以将本说明书中描述的不同实施例或示例以及不同实施例或示例的特征进行结合和组合。
尽管上面已经示出和描述了本实用新型的实施例,可以理解的是,上述实施例是示例性的,不能理解为对本实用新型的限制,本领域的普通技术人员在本实用新型的范围内可以对上述实施例进行变化、修改、替换和变型。

Claims (11)

1.一种传感芯片封装组件,其特征在于,包括:
金属基板,所述金属基板具有焊盘区和放置区,所述焊盘区具有多个金属焊盘;
传感芯片,所述传感芯片位于所述金属基板的上表面,所述传感芯片具有多个传感芯片焊盘;
电连接组件,所述电连接组件电连接所述金属焊盘和所述传感芯片焊盘;以及
封装材料覆盖件,所述封装材料覆盖件覆盖所述金属基板、所述传感芯片以及所述电连接组件,并且所述金属基板下表面未被所述封装材料覆盖件覆盖,其中任意相邻两个所述金属焊盘之间通过所述封装材料覆盖件绝缘间隔。
2.根据权利要求1所述的传感芯片封装组件,其特征在于,所述电连接组件为焊线或金属凸块。
3.根据权利要求2所述的传感芯片封装组件,其特征在于,所述焊线为金线、铜线、铝线或合金线。
4.根据权利要求2所述的传感芯片封装组件,其特征在于,所述焊线的线径不低于15微米。
5.根据权利要求2所述的传感芯片封装组件,其特征在于,所述金属凸块为金凸块、铜凸块或锡凸块。
6.根据权利要求1所述的传感芯片封装组件,其特征在于,多个所述金属焊盘的形状不同。
7.根据权利要求6所述的传感芯片封装组件,其特征在于,每个所述金属焊盘均形成为圆形或者多边形。
8.根据权利要求1所述的传感芯片封装组件,其特征在于,所述封装材料覆盖件的介电常数大于3。
9.根据权利要求1所述的传感芯片封装组件,其特征在于,所述传感芯片与所述金属焊盘之间的距离大于20微米。
10.根据权利要求1所述的传感芯片封装组件,其特征在于,所述金属基板为铜质基板。
11.一种电子设备,其特征在于,包括权利要求1~10任一项所述的传感芯片封装组件。
CN201520701432.5U 2015-09-11 2015-09-11 传感芯片封装组件和具有该传感芯片封装组件的电子设备 Active CN204991696U (zh)

Priority Applications (5)

Application Number Priority Date Filing Date Title
CN201520701432.5U CN204991696U (zh) 2015-09-11 2015-09-11 传感芯片封装组件和具有该传感芯片封装组件的电子设备
PCT/CN2016/098161 WO2017041689A1 (zh) 2015-09-11 2016-09-06 传感芯片封装组件和具有该传感芯片封装组件的电子设备
EP16843627.7A EP3214648A4 (en) 2015-09-11 2016-09-06 Sensing chip encapsulation component and electronic device with same
KR1020177015547A KR101964763B1 (ko) 2015-09-11 2016-09-06 센싱칩 패키징 어셈블리, 이를 포함하는 전자장치 및 센싱칩 패키징 어셈블리의 제조방법
US15/611,766 US10121750B2 (en) 2015-09-11 2017-06-01 Sensor chip package assembly and electronic device having sensor chip package assembly

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201520701432.5U CN204991696U (zh) 2015-09-11 2015-09-11 传感芯片封装组件和具有该传感芯片封装组件的电子设备

Publications (1)

Publication Number Publication Date
CN204991696U true CN204991696U (zh) 2016-01-20

Family

ID=55126034

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201520701432.5U Active CN204991696U (zh) 2015-09-11 2015-09-11 传感芯片封装组件和具有该传感芯片封装组件的电子设备

Country Status (5)

Country Link
US (1) US10121750B2 (zh)
EP (1) EP3214648A4 (zh)
KR (1) KR101964763B1 (zh)
CN (1) CN204991696U (zh)
WO (1) WO2017041689A1 (zh)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106463492A (zh) * 2016-09-06 2017-02-22 深圳市汇顶科技股份有限公司 传感芯片封装组件和具有该传感芯片封装组件的电子设备
WO2017041689A1 (zh) * 2015-09-11 2017-03-16 深圳市汇顶科技股份有限公司 传感芯片封装组件和具有该传感芯片封装组件的电子设备
WO2018082087A1 (zh) * 2016-11-07 2018-05-11 深圳市汇顶科技股份有限公司 指纹识别模组及指纹识别芯片封装结构
WO2018133060A1 (zh) * 2017-01-22 2018-07-26 深圳市汇顶科技股份有限公司 一种指纹芯片封装及加工方法
CN114209297A (zh) * 2021-11-24 2022-03-22 广东紫文星电子科技有限公司 一种带心率检测和指纹识别功能的模组及认证方法
CN114873557A (zh) * 2022-05-31 2022-08-09 广州市意芯微电子有限公司 一种微机电传感器互联封装方法
CN115417370A (zh) * 2022-09-15 2022-12-02 西安秦铂瑞科技有限公司 一种压力传感器芯片的封装结构及其封装方法

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101853296B1 (ko) * 2016-09-13 2018-04-30 (주)포인트엔지니어링 마이크로 센서 패키지 및 마이크로 센서 패키지 제조방법
TWI764256B (zh) * 2020-08-28 2022-05-11 朋程科技股份有限公司 智慧功率模組封裝結構
CN113199103B (zh) * 2021-06-11 2022-04-19 哈尔滨工业大学 适用于高功率电子器件或组件的电磁感应快速连接方法

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6777265B2 (en) * 2002-04-29 2004-08-17 Advanced Interconnect Technologies Limited Partially patterned lead frames and methods of making and using the same in semiconductor packaging
US7790500B2 (en) * 2002-04-29 2010-09-07 Unisem (Mauritius) Holdings Limited Partially patterned lead frames and methods of making and using the same in semiconductor packaging
US8236612B2 (en) 2002-04-29 2012-08-07 Unisem (Mauritius) Holdings Limited Partially patterned lead frames and methods of making and using the same in semiconductor packaging
JP2005026466A (ja) * 2003-07-02 2005-01-27 Renesas Technology Corp 半導体装置およびリードフレーム
JP4345685B2 (ja) * 2005-02-22 2009-10-14 ヤマハ株式会社 物理量センサ、これに使用するリードフレーム、及び、リードフレームの製造方法
US20060185452A1 (en) 2005-02-22 2006-08-24 Yamaha Corporation Lead frame, sensor including lead frame, resin composition to be used for resin mold in the sensor, and sensor including the resin mold
JP2007294637A (ja) * 2006-04-25 2007-11-08 Denso Corp 半導体装置の製造方法
US7816772B2 (en) * 2007-03-29 2010-10-19 Allegro Microsystems, Inc. Methods and apparatus for multi-stage molding of integrated circuit package
TW201013881A (en) * 2008-09-10 2010-04-01 Renesas Tech Corp Semiconductor device and method for manufacturing same
US9235747B2 (en) * 2008-11-27 2016-01-12 Apple Inc. Integrated leadframe and bezel structure and device formed from same
DE102008054735A1 (de) * 2008-12-16 2010-06-17 Robert Bosch Gmbh Leadless-Gehäusepackung
US7858443B2 (en) * 2009-03-09 2010-12-28 Utac Hong Kong Limited Leadless integrated circuit package having standoff contacts and die attach pad
US8324602B2 (en) * 2009-04-14 2012-12-04 Intersil Americas Inc. Optical sensors that reduce specular reflections
US9029999B2 (en) * 2011-11-23 2015-05-12 Freescale Semiconductor, Inc. Semiconductor sensor device with footed lid
KR101357588B1 (ko) * 2011-12-22 2014-02-04 엘지이노텍 주식회사 리드리스 프레임, 이를 포함하는 반도체 칩 패키지 및 그 제조 방법
JP6195695B2 (ja) * 2012-01-24 2017-09-13 大日本印刷株式会社 樹脂封止型半導体装置、リードフレーム、半導体装置付き配線基板および半導体装置付き配線基板の製造方法
JP5953626B2 (ja) * 2012-02-15 2016-07-20 セイコーインスツル株式会社 光検出デバイス及び光検出デバイスの製造方法
JP2013207213A (ja) * 2012-03-29 2013-10-07 Tdk Corp 電子部品モジュール及びその製造方法
US9147628B2 (en) * 2012-06-27 2015-09-29 Infineon Technoloiges Austria AG Package-in-packages and methods of formation thereof
KR101548158B1 (ko) * 2012-09-07 2015-08-28 제일모직 주식회사 성형품 및 성형품의 제조 방법
US9580302B2 (en) * 2013-03-15 2017-02-28 Versana Micro Inc. Cell phone having a monolithically integrated multi-sensor device on a semiconductor substrate and method therefor
US9368423B2 (en) * 2013-06-28 2016-06-14 STATS ChipPAC Pte. Ltd. Semiconductor device and method of using substrate with conductive posts and protective layers to form embedded sensor die package
US20150054099A1 (en) * 2013-08-25 2015-02-26 Kai Yun Yow Pressure sensor device and assembly method
JP6607429B2 (ja) * 2014-01-22 2019-11-20 大日本印刷株式会社 リードフレームおよびその製造方法、ならびに半導体装置およびその製造方法
TWI559463B (zh) 2014-10-31 2016-11-21 矽品精密工業股份有限公司 封裝結構及其製法
TWI570857B (zh) 2014-12-10 2017-02-11 矽品精密工業股份有限公司 封裝結構及其製法
CN205428898U (zh) 2015-08-28 2016-08-03 深圳市汇顶科技股份有限公司 一种传感芯片的封装结构及其表面的保护结构
CN204991696U (zh) * 2015-09-11 2016-01-20 深圳市汇顶科技股份有限公司 传感芯片封装组件和具有该传感芯片封装组件的电子设备

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017041689A1 (zh) * 2015-09-11 2017-03-16 深圳市汇顶科技股份有限公司 传感芯片封装组件和具有该传感芯片封装组件的电子设备
US10121750B2 (en) 2015-09-11 2018-11-06 Shenzhen GOODIX Technology Co., Ltd. Sensor chip package assembly and electronic device having sensor chip package assembly
CN106463492A (zh) * 2016-09-06 2017-02-22 深圳市汇顶科技股份有限公司 传感芯片封装组件和具有该传感芯片封装组件的电子设备
CN106463492B (zh) * 2016-09-06 2019-12-10 深圳市汇顶科技股份有限公司 传感芯片封装组件和具有该传感芯片封装组件的电子设备
WO2018082087A1 (zh) * 2016-11-07 2018-05-11 深圳市汇顶科技股份有限公司 指纹识别模组及指纹识别芯片封装结构
US10810400B2 (en) 2016-11-07 2020-10-20 Shenzhen GOODIX Technology Co., Ltd. Fingerprint identification module and package structure of fingerprint identification chip
WO2018133060A1 (zh) * 2017-01-22 2018-07-26 深圳市汇顶科技股份有限公司 一种指纹芯片封装及加工方法
CN114209297A (zh) * 2021-11-24 2022-03-22 广东紫文星电子科技有限公司 一种带心率检测和指纹识别功能的模组及认证方法
CN114873557A (zh) * 2022-05-31 2022-08-09 广州市意芯微电子有限公司 一种微机电传感器互联封装方法
CN115417370A (zh) * 2022-09-15 2022-12-02 西安秦铂瑞科技有限公司 一种压力传感器芯片的封装结构及其封装方法

Also Published As

Publication number Publication date
EP3214648A1 (en) 2017-09-06
US10121750B2 (en) 2018-11-06
KR20170084174A (ko) 2017-07-19
EP3214648A4 (en) 2018-04-04
WO2017041689A1 (zh) 2017-03-16
US20170271278A1 (en) 2017-09-21
KR101964763B1 (ko) 2019-08-07

Similar Documents

Publication Publication Date Title
CN204991696U (zh) 传感芯片封装组件和具有该传感芯片封装组件的电子设备
CN102177580A (zh) 具有封装剂保持结构的反转芯片半导体封装及条带
CN201725791U (zh) 小外形集成电路封装结构的引线框及封装器件
CN103078042B (zh) 半导体装置用封装的集合体、半导体装置的集合体及半导体装置的制造方法
CN103188863B (zh) 印刷电路板板件、制作方法、印刷电路板及其封装方法
CN101221630A (zh) 一种智能卡封装方法及一种智能卡的封装结构
CN103531550B (zh) 改进的小间距塑封的封装结构及封装方法
CN202633053U (zh) 一种多芯组陶瓷电容器
CN203055893U (zh) 一种再布线热增强型fcqfn封装器件
CN103594604A (zh) 电极被全包裹封装的led支架、贴片型led灯及其制造方法
CN208923119U (zh) 一种功率半导体贴片封装结构
CN103400826A (zh) 半导体封装及其制造方法
CN204067431U (zh) 一种新型led支架及led器件
CN104701305A (zh) 一种双晶片覆晶结构
CN103311231B (zh) 半导体器件及其制造方法
CN106298709A (zh) 低成本扇出式封装结构
CN103594602A (zh) 贴有绝缘材料的smd-led支架、贴片型led及其制造方法
CN104600044A (zh) 一种微型智能卡及封装方法
CN204271072U (zh) 引线框架封装结构
CN204348709U (zh) 一种微型智能卡
CN105679719B (zh) 传感器模块及其制造方法
CN103559967B (zh) 贴片式无源电子元件安装结构和方法
CN203552830U (zh) 贴片式无源电子元件安装结构
CN207134353U (zh) 移动终端及其芯片封装结构
CN215811318U (zh) 新能源汽车电池使用的铝基板温度传感器

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant