CN1627521A - 半导体集成电路器件 - Google Patents
半导体集成电路器件 Download PDFInfo
- Publication number
- CN1627521A CN1627521A CN200410100687.2A CN200410100687A CN1627521A CN 1627521 A CN1627521 A CN 1627521A CN 200410100687 A CN200410100687 A CN 200410100687A CN 1627521 A CN1627521 A CN 1627521A
- Authority
- CN
- China
- Prior art keywords
- address
- circuit
- counter circuit
- semiconductor device
- control signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 48
- 230000004044 response Effects 0.000 abstract description 9
- 238000000034 method Methods 0.000 description 19
- 238000010586 diagram Methods 0.000 description 10
- 230000003111 delayed effect Effects 0.000 description 9
- 230000014509 gene expression Effects 0.000 description 4
- 230000005540 biological transmission Effects 0.000 description 3
- 230000001360 synchronised effect Effects 0.000 description 3
- 235000012364 Peperomia pellucida Nutrition 0.000 description 2
- 240000007711 Peperomia pellucida Species 0.000 description 2
- 230000001934 delay Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000008676 import Effects 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 230000003466 anti-cipated effect Effects 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/109—Control signal input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4076—Timing circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4082—Address Buffers; level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1066—Output synchronization
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4093—Input/output [I/O] data interface arrangements, e.g. data buffers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
Abstract
Description
Claims (7)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003-408729 | 2003-12-08 | ||
JP2003408729A JP4152308B2 (ja) | 2003-12-08 | 2003-12-08 | 半導体集積回路装置 |
JP2003408729 | 2003-12-08 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1627521A true CN1627521A (zh) | 2005-06-15 |
CN1627521B CN1627521B (zh) | 2010-05-26 |
Family
ID=34631792
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200410100687.2A Expired - Fee Related CN1627521B (zh) | 2003-12-08 | 2004-12-08 | 半导体集成电路器件 |
Country Status (4)
Country | Link |
---|---|
US (1) | US7085192B2 (zh) |
JP (1) | JP4152308B2 (zh) |
CN (1) | CN1627521B (zh) |
TW (1) | TWI243473B (zh) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1975921B (zh) * | 2005-11-09 | 2010-11-17 | 奇梦达股份公司 | 产生n比特输出指针的电路装置、半导体存储器及方法 |
US7940543B2 (en) | 2008-03-19 | 2011-05-10 | Nanya Technology Corp. | Low power synchronous memory command address scheme |
CN108320771A (zh) * | 2018-04-23 | 2018-07-24 | 睿力集成电路有限公司 | 存储器的写操作控制电路,控制方法及存储器 |
CN109643566A (zh) * | 2016-08-22 | 2019-04-16 | 美光科技公司 | 用于调整命令信号路径的延迟的设备及方法 |
WO2024060323A1 (zh) * | 2022-09-20 | 2024-03-28 | 长鑫科技集团股份有限公司 | 一种计数电路、半导体存储器以及计数方法 |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100744042B1 (ko) * | 2005-09-28 | 2007-07-30 | 주식회사 하이닉스반도체 | 반도체메모리소자의 내부 어드레스 생성장치 |
KR100753081B1 (ko) * | 2005-09-29 | 2007-08-31 | 주식회사 하이닉스반도체 | 내부 어드레스 생성장치를 구비하는 반도체메모리소자 |
JP4953348B2 (ja) * | 2005-09-29 | 2012-06-13 | ハイニックス セミコンダクター インク | 半導体メモリ素子の内部アドレス生成装置 |
US7609584B2 (en) * | 2005-11-19 | 2009-10-27 | Samsung Electronics Co., Ltd. | Latency control circuit and method thereof and an auto-precharge control circuit and method thereof |
JP2007200504A (ja) * | 2006-01-30 | 2007-08-09 | Fujitsu Ltd | 半導体メモリ、メモリコントローラ及び半導体メモリの制御方法 |
KR100753421B1 (ko) * | 2006-06-19 | 2007-08-31 | 주식회사 하이닉스반도체 | 반도체 메모리 장치의 어드레스 래치 회로 |
KR100746229B1 (ko) * | 2006-07-07 | 2007-08-03 | 삼성전자주식회사 | 반도체 메모리 장치 |
TWI305651B (en) | 2006-09-11 | 2009-01-21 | Nanya Technology Corp | Latency counter having frequency detector and latency counting method thereof |
KR100881133B1 (ko) * | 2007-06-27 | 2009-02-02 | 주식회사 하이닉스반도체 | 컬럼 어드레스 제어 회로 |
KR100885485B1 (ko) * | 2007-09-03 | 2009-02-24 | 주식회사 하이닉스반도체 | 반도체 메모리장치 |
US8094507B2 (en) | 2009-07-09 | 2012-01-10 | Micron Technology, Inc. | Command latency systems and methods |
DE102019128331A1 (de) | 2019-08-29 | 2021-03-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Gemeinsam genutzter decodiererschaltkreis und verfahren |
CN112447218A (zh) * | 2019-08-29 | 2021-03-05 | 台湾积体电路制造股份有限公司 | 存储器电路和方法 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5363437A (en) * | 1992-08-17 | 1994-11-08 | Winbond Electronic Corp. | Telephone dialing device and the operating method thereof |
JPH10283777A (ja) * | 1997-04-04 | 1998-10-23 | Mitsubishi Electric Corp | Sdramコアと論理回路を単一チップ上に混載した半導体集積回路装置およびsdramコアのテスト方法 |
JP2000048565A (ja) * | 1998-07-29 | 2000-02-18 | Mitsubishi Electric Corp | 同期型半導体記憶装置 |
KR100304705B1 (ko) | 1999-03-03 | 2001-10-29 | 윤종용 | 포스티드 카스 레이턴시 기능을 가지는 동기식 반도체 메모리 장치 및 카스 레이턴시 제어 방법 |
JP4121690B2 (ja) * | 2000-05-29 | 2008-07-23 | 富士通株式会社 | 半導体記憶装置 |
JP4345204B2 (ja) | 2000-07-04 | 2009-10-14 | エルピーダメモリ株式会社 | 半導体記憶装置 |
KR100374637B1 (ko) | 2000-10-24 | 2003-03-04 | 삼성전자주식회사 | Jedec 규격의 포스티드 카스 기능을 가지는 동기식반도체 메모리 장치 |
-
2003
- 2003-12-08 JP JP2003408729A patent/JP4152308B2/ja not_active Expired - Fee Related
-
2004
- 2004-12-07 TW TW093137779A patent/TWI243473B/zh active
- 2004-12-07 US US11/004,796 patent/US7085192B2/en not_active Expired - Fee Related
- 2004-12-08 CN CN200410100687.2A patent/CN1627521B/zh not_active Expired - Fee Related
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1975921B (zh) * | 2005-11-09 | 2010-11-17 | 奇梦达股份公司 | 产生n比特输出指针的电路装置、半导体存储器及方法 |
US7940543B2 (en) | 2008-03-19 | 2011-05-10 | Nanya Technology Corp. | Low power synchronous memory command address scheme |
CN101540193B (zh) * | 2008-03-19 | 2012-02-29 | 南亚科技股份有限公司 | 同步存储器与动态致能同步存储器中地址接收器的方法 |
CN109643566A (zh) * | 2016-08-22 | 2019-04-16 | 美光科技公司 | 用于调整命令信号路径的延迟的设备及方法 |
CN109643566B (zh) * | 2016-08-22 | 2023-04-18 | 美光科技公司 | 用于调整命令信号路径的延迟的设备及方法 |
CN108320771A (zh) * | 2018-04-23 | 2018-07-24 | 睿力集成电路有限公司 | 存储器的写操作控制电路,控制方法及存储器 |
CN108320771B (zh) * | 2018-04-23 | 2023-10-20 | 长鑫存储技术有限公司 | 存储器的写操作控制电路,控制方法及存储器 |
WO2024060323A1 (zh) * | 2022-09-20 | 2024-03-28 | 长鑫科技集团股份有限公司 | 一种计数电路、半导体存储器以及计数方法 |
Also Published As
Publication number | Publication date |
---|---|
JP2005174384A (ja) | 2005-06-30 |
JP4152308B2 (ja) | 2008-09-17 |
TWI243473B (en) | 2005-11-11 |
US20050122795A1 (en) | 2005-06-09 |
US7085192B2 (en) | 2006-08-01 |
CN1627521B (zh) | 2010-05-26 |
TW200525738A (en) | 2005-08-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1627521A (zh) | 半导体集成电路器件 | |
US6734811B1 (en) | Single-ended balance-coded interface with embedded-timing | |
US6795899B2 (en) | Memory system with burst length shorter than prefetch length | |
CN101136245B (zh) | 半导体存储器件 | |
JP4683690B2 (ja) | 半導体装置 | |
US20140173322A1 (en) | Packet data id generation for serially interconnected devices | |
US10825492B2 (en) | Methods and apparatuses for command shifter reduction | |
CN1933016A (zh) | 半导体存储装置 | |
CN1627438A (zh) | 半导体集成电路装置 | |
KR100694650B1 (ko) | 반도체장치 | |
CN1577612A (zh) | 半导体存储装置和用于高频操作的模块 | |
US11625196B2 (en) | Semiconductor memory device and operating method thereof | |
US6708255B2 (en) | Variable input/output control device in synchronous semiconductor device | |
CN1224952A (zh) | 与时钟信号同步工作的半导体电路装置 | |
CN1606091A (zh) | 以较低速度输出数据位的集成电路存储器装置及操作方法 | |
JP4247520B2 (ja) | 高速信号経路および方法 | |
US11379136B2 (en) | Adjustable access energy and access latency memory system and devices | |
CN111630597B (zh) | 半宽度双泵数据路径 | |
JP2005222682A (ja) | 半導体メモリ装置、並びに、この装置のデータ書込み及び読出し方法 | |
CN100470672C (zh) | 用于减少数据线长度的半导体存储器件 | |
CN1523606A (zh) | 具有网络高总线效率的存储设备、其操作方法及存储系统 | |
KR20110076673A (ko) | 반도체 메모리 장치 | |
JP2008041212A (ja) | コマンド制御回路 | |
JP5511204B2 (ja) | 半導体記憶装置 | |
JPH11328948A (ja) | シリアル−パラレル変換機能付き半導体記憶装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: ELPIDA MEMORY INC. Free format text: FORMER OWNER: ELPIDA MEMORY INC.; APPLICANT Effective date: 20070615 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20070615 Address after: Tokyo, Japan Applicant after: Nihitatsu Memory Co., Ltd. Address before: Tokyo, Japan Applicant before: Nihitatsu Memory Co., Ltd. Co-applicant before: Hitachi ULSI System Co-applicant before: Hitachi Manufacturing Co., Ltd. |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: PS4 LASCO CO., LTD. Free format text: FORMER OWNER: NIHITATSU MEMORY CO., LTD. Effective date: 20130823 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20130823 Address after: Luxembourg City, Luxembourg Patentee after: PS4 Laskou LLC Address before: Tokyo, Japan Patentee before: Nihitatsu Memory Co., Ltd. |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20100526 Termination date: 20151208 |
|
EXPY | Termination of patent right or utility model |