CN1048821C - 形成半导体器件隔离的方法 - Google Patents
形成半导体器件隔离的方法 Download PDFInfo
- Publication number
- CN1048821C CN1048821C CN96101498A CN96101498A CN1048821C CN 1048821 C CN1048821 C CN 1048821C CN 96101498 A CN96101498 A CN 96101498A CN 96101498 A CN96101498 A CN 96101498A CN 1048821 C CN1048821 C CN 1048821C
- Authority
- CN
- China
- Prior art keywords
- substrate
- insulating barrier
- transition metal
- metal pad
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/01—Manufacture or treatment
- H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/69—Inorganic materials
- H10P14/692—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses
- H10P14/6921—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon
- H10P14/6922—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon the material containing Si, O and at least one of H, N, C, F or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P52/00—Grinding, lapping or polishing of wafers, substrates or parts of devices
- H10P52/40—Chemomechanical polishing [CMP]
- H10P52/403—Chemomechanical polishing [CMP] of conductive or resistive materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/01—Manufacture or treatment
- H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
- H10W10/014—Manufacture or treatment of isolation regions comprising dielectric materials using trench refilling with dielectric materials, e.g. shallow trench isolations
- H10W10/0148—Manufacture or treatment of isolation regions comprising dielectric materials using trench refilling with dielectric materials, e.g. shallow trench isolations comprising introducing impurities in side walls or bottom walls of trenches, e.g. for forming channel stoppers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/01—Manufacture or treatment
- H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
- H10W10/018—Manufacture or treatment of isolation regions comprising dielectric materials using selective deposition of crystalline silicon, e.g. using epitaxial growth of silicon
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/10—Isolation regions comprising dielectric materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/10—Isolation regions comprising dielectric materials
- H10W10/17—Isolation regions comprising dielectric materials formed using trench refilling with dielectric materials, e.g. shallow trench isolations
Landscapes
- Element Separation (AREA)
- Local Oxidation Of Silicon (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019950003727A KR100190367B1 (ko) | 1995-02-24 | 1995-02-24 | 소자분리막형성방법 |
| KR3727/95 | 1995-02-24 | ||
| KR3727/1995 | 1995-02-24 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1134038A CN1134038A (zh) | 1996-10-23 |
| CN1048821C true CN1048821C (zh) | 2000-01-26 |
Family
ID=19408771
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN96101498A Expired - Fee Related CN1048821C (zh) | 1995-02-24 | 1996-02-24 | 形成半导体器件隔离的方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US5668043A (enExample) |
| JP (1) | JP2788889B2 (enExample) |
| KR (1) | KR100190367B1 (enExample) |
| CN (1) | CN1048821C (enExample) |
| TW (1) | TW301022B (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW365047B (en) * | 1996-10-04 | 1999-07-21 | Winbond Electronics Corp | Manufacturing method for simultaneously forming trenches of different depths |
| US6686283B1 (en) * | 1999-02-05 | 2004-02-03 | Texas Instruments Incorporated | Shallow trench isolation planarization using self aligned isotropic etch |
| US6306723B1 (en) | 2000-03-13 | 2001-10-23 | Chartered Semiconductor Manufacturing Ltd. | Method to form shallow trench isolations without a chemical mechanical polish |
| CN110223916B (zh) * | 2019-05-06 | 2022-03-08 | 瑞声科技(新加坡)有限公司 | 一种硅晶片的加工方法 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5256591A (en) * | 1991-01-07 | 1993-10-26 | Gold Star Electron Co., Ltd. | Method for forming isolation region in semiconductor device using trench |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5766627A (en) * | 1980-10-13 | 1982-04-22 | Toshiba Corp | Manufacture of semiconductor device |
| JPS5893220A (ja) * | 1981-11-30 | 1983-06-02 | Toshiba Corp | 半導体単結晶膜の製造方法 |
| JPH01321629A (ja) * | 1988-06-23 | 1989-12-27 | Nec Corp | 薄膜形成方法 |
-
1995
- 1995-02-24 KR KR1019950003727A patent/KR100190367B1/ko not_active Expired - Fee Related
-
1996
- 1996-02-22 US US08/605,691 patent/US5668043A/en not_active Expired - Lifetime
- 1996-02-24 CN CN96101498A patent/CN1048821C/zh not_active Expired - Fee Related
- 1996-02-24 TW TW085102096A patent/TW301022B/zh active
- 1996-02-26 JP JP8038523A patent/JP2788889B2/ja not_active Expired - Fee Related
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5256591A (en) * | 1991-01-07 | 1993-10-26 | Gold Star Electron Co., Ltd. | Method for forming isolation region in semiconductor device using trench |
Also Published As
| Publication number | Publication date |
|---|---|
| US5668043A (en) | 1997-09-16 |
| JPH08264634A (ja) | 1996-10-11 |
| KR100190367B1 (ko) | 1999-06-01 |
| KR960032673A (ko) | 1996-09-17 |
| JP2788889B2 (ja) | 1998-08-20 |
| CN1134038A (zh) | 1996-10-23 |
| TW301022B (enExample) | 1997-03-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1013160B (zh) | 集成电路隔离工艺 | |
| JPH0473295B2 (enExample) | ||
| JPH09107028A (ja) | 半導体装置の素子分離方法 | |
| CN1048821C (zh) | 形成半导体器件隔离的方法 | |
| JP3645142B2 (ja) | 半導体ウエハの処理方法ならびに半導体装置の製造方法 | |
| US6635537B2 (en) | Method of fabricating gate oxide | |
| US6911374B2 (en) | Fabrication method for shallow trench isolation region | |
| CN1540740A (zh) | 浅沟渠隔离区的制造方法 | |
| JP3897071B2 (ja) | 半導体装置の製造方法 | |
| JP2001217396A (ja) | 半導体素子の製造方法 | |
| US6706612B2 (en) | Fabrication method for shallow trench isolation | |
| US6716720B2 (en) | Method for filling depressions on a semiconductor wafer | |
| KR100232198B1 (ko) | 반도체소자의 격리영역 형성방법 | |
| KR100361572B1 (ko) | 반도체 소자의 접촉 구조 형성 방법 | |
| KR100296688B1 (ko) | 반도체소자의평탄화방법 | |
| KR20000044560A (ko) | 반도체 소자의 트렌치형 소자 분리막 형성방법 | |
| JP2001332510A (ja) | 半導体装置およびその製造方法 | |
| KR100256821B1 (ko) | 반도체 소자의 소자분리막 제조방법 | |
| KR100242524B1 (ko) | 반도체장치의 소자격리방법 | |
| JP4299380B2 (ja) | 半導体装置及びその製造方法 | |
| KR0161727B1 (ko) | 반도체 소자의 소자분리방법 | |
| CN1099132C (zh) | 形成半导体器件的隔离层的方法 | |
| JPS63257244A (ja) | 半導体装置およびその製造方法 | |
| KR20010003615A (ko) | 반도체 소자의 트렌치형 소자분리막 형성방법 | |
| KR100290912B1 (ko) | 반도체소자의 격리막 형성방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C56 | Change in the name or address of the patentee |
Owner name: HYNIX SEMICONDUCTOR INC. Free format text: FORMER NAME OR ADDRESS: HYUNDAI ELECTRONICS INDUSTRIES CO., LTD. |
|
| CP01 | Change in the name or title of a patent holder |
Address after: Gyeonggi Do, South Korea Patentee after: Hairyoksa Semiconductor Co., Ltd. Address before: Gyeonggi Do, South Korea Patentee before: Hyundai Electronics Industries Co., Ltd. |
|
| C19 | Lapse of patent right due to non-payment of the annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |