CN104465553B - 一种小型化表面黏着型二极体封装元件及其制法 - Google Patents

一种小型化表面黏着型二极体封装元件及其制法 Download PDF

Info

Publication number
CN104465553B
CN104465553B CN201410840628.2A CN201410840628A CN104465553B CN 104465553 B CN104465553 B CN 104465553B CN 201410840628 A CN201410840628 A CN 201410840628A CN 104465553 B CN104465553 B CN 104465553B
Authority
CN
China
Prior art keywords
diode
wiring board
crystal grain
electrode
diode crystal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201410840628.2A
Other languages
English (en)
Other versions
CN104465553A (zh
Inventor
连清宏
黄兴祥
黄兴材
许鸿宗
陈逸伟
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SFI Electronics Technology Inc
Original Assignee
SFI Electronics Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SFI Electronics Technology Inc filed Critical SFI Electronics Technology Inc
Publication of CN104465553A publication Critical patent/CN104465553A/zh
Application granted granted Critical
Publication of CN104465553B publication Critical patent/CN104465553B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4867—Applying pastes or inks, e.g. screen printing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/7806—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices involving the separation of the active layers from a substrate
    • H01L21/7813—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices involving the separation of the active layers from a substrate leaving a reusable substrate, e.g. epitaxial lift off
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/15—Ceramic or glass substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49805—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the leads being also applied on the sidewalls or the bottom of the substrate, e.g. leadless packages for surface mounting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861—Diodes
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/117—Pads along the edge of rigid circuit boards, e.g. for pluggable connectors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H05K1/144—Stacked arrangements of planar printed circuit boards
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H05K1/145—Arrangements wherein electric components are disposed between and simultaneously connected to two planar printed circuit boards, e.g. Cordwood modules
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/403—Edge contacts; Windows or holes in the substrate having plural connections on the walls thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/06181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/273—Manufacturing methods by local deposition of the material of the layer connector
    • H01L2224/2731—Manufacturing methods by local deposition of the material of the layer connector in liquid form
    • H01L2224/27312—Continuous flow, e.g. using a microsyringe, a pump, a nozzle or extrusion
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/273—Manufacturing methods by local deposition of the material of the layer connector
    • H01L2224/2731—Manufacturing methods by local deposition of the material of the layer connector in liquid form
    • H01L2224/2732—Screen printing, i.e. using a stencil
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199—Material of the matrix
    • H01L2224/29294—Material of the matrix with a principal constituent of the material being a liquid not provided for in groups H01L2224/292 - H01L2224/29291
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29301—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29311—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29339—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29344—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29347—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29355—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29363—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/29364—Palladium [Pd] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29363—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/29369—Platinum [Pt] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32153—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
    • H01L2224/32155—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being non-metallic, e.g. being an insulating substrate with or without metallisation
    • H01L2224/32168—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being non-metallic, e.g. being an insulating substrate with or without metallisation the layer connector connecting to a bonding area protruding from the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/32227—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the layer connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331—Disposition
    • H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83101—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a layer connector, e.g. provided in an insulating plate member
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/83801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1203—Rectifying Diode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1203—Rectifying Diode
    • H01L2924/12032—Schottky diode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1203—Rectifying Diode
    • H01L2924/12035—Zener diode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1203—Rectifying Diode
    • H01L2924/12036—PN diode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/1579—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15798—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/186—Material

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Non-Metallic Protective Coatings For Printed Circuits (AREA)
  • Wire Bonding (AREA)
  • Led Device Packages (AREA)
  • Solid State Image Pick-Up Elements (AREA)

Abstract

本发明公开一种小型化表面黏着型二极体封装元件及其制法，使用底面设有一正电极及一负电极的二极体晶粒，且以线路板取代现有导线架进行封装及运用光耦合元件(CCD)影像定位技术进行植晶及固晶，不但制程简单及成本低帘，且适用于制成愈来愈小型化的电子元件外，还解决及突破小型化二极体晶粒使用导线架进行封装所导致的安装精度问题，所制成的小型化表面黏着型(SMD)二极体封装元件，可稳定表现小型化二极体晶粒的原有特性，没有失真或失效的问题。

Description

一种小型化表面黏着型二极体封装元件及其制法
技术领域
本发明涉及一种表面黏着型二极体封装元件，尤指一种使用线路板取代习知导线架进行封装的小型化表面黏着型二极体封装元件及其制法。
背景技术
现有技术中的IC或半导体封装元件(下文泛称电子元件)，在封装制程中必须使用导线架固定IC或半导体晶片(下文泛称半导体晶粒)，而且半导体晶粒与导线架间必须使用铅锡膏联结金线或铜线形成电性联结，再使用环氧树脂(或称封装胶)进行封胶。
完成封装后，导线架一方面成为半导体晶粒的导电内电极，另一方面也从电子元件两端(或底部)延伸出来而形成外引脚(或接触点)，进而成为电子元件连结在印刷电路板上的外电极，以成就将半导体晶粒的内部功能传输至外部衔接的电路板。
据此，导线架是半导体晶粒在封装制程中完成封装的关键性元件，要封装不同型式、不同功能或/及不同用途的半导体晶粒，就需要使用及设计不同形式的导线架进行封装。
为因应IC制程技术微小化的趋势，电子资讯产品已走向轻薄短小，电子元件尺寸愈来愈小型化，连带影响电子元件连结在印刷电路板上的技术，也从插件式演进成表面黏着式(以下简称SMD)。以使用PN型二极体晶粒制成的小型化SMD电子元件而言，如果仍旧承袭现有导线架的封装模式，在封装制程中，除有不易将小型化二极体晶粒准确安装到导线架上的缺点外，也经常发生安装失误偏离固定位置，导致有安装精度上的问题，更导致封装后的小型化电子元件的使用特性易失真、甚至失效。
所以，现有技术中的导线架封装方式，已不适用且不利于对小型化二极体晶粒进行封装。
发明内容
有鉴于此，为改进SMD电子元件的现有封装制程，本发明揭露一种小型化表面黏着型(SMD)二极体封装元件的新颖制法，尤其是使用线路板取代现有导线架进行封装，且应用感光耦合元件(CCD)影像定位技术将小型化二极体晶粒精确定位到线路板上，可解决及突破小型化二极体晶粒使用导线架进行封装所导致的安装精度问题，而且，所制成的小型化表面黏着型(SMD)二极体封装元件，可稳定表现小型化二极体晶粒的原有特性，没有失真或失效的问题，适用于制成愈来愈小型化的电子元件。
本发明的二极体晶粒，优选的基本构造，是底面设有一正电极及一负电极的二极体晶粒，或是于顶面再设有一正电极及/或一负电极的二极体晶粒。
本发明的小型化SMD二极体封装元件，优选是只使用单颗二极体晶粒，且制成长度(L)介于0.4～1.0mm、宽度(W)介于0.2～0.5mm及厚度(T)介于0.2～0.5mm的晶片型二极体封装元件。
作为优选实施例，第一种小型化SMD二极体封装元件的结构特征，包括：
一颗二极体晶粒，其底面设有一正电极及一负电极；
一片底部线路板，其板面上设有两个线路电极，且与所述二极体晶粒底面的正电极及负电极分别构成电性连接；
一个封胶体，与所述底部线路板构成一体化结构，将所述二极体晶粒及所述两个线路电极包裹在内，并且保持所述两个线路电极的一端各自延伸到该封胶体的其中一侧端面表面；及
两个外端电极，各自包覆于由所述封胶体及所述底部线路板共同构成一体化结构的其中一侧端面，且与所对应的线路电极构成电性连接。
作为优选实施例，第二种小型化SMD二极体封装元件的结构特征，具备第一种小型化SMD二极体封装元件的基本构造外，再于所述封胶体的上面进一步包括一片上盖板，其中，所述外端电极各自包覆于由所述上盖板、所述封胶体及所述底部线路板三者共同构成一体化结构的其中一侧端面，且与所对应的线路电极构成电性连接。
作为优选实施例，第三种或第四种小型化SMD二极体封装元件的结构特征，类同第一种小型化SMD二极体封装元件的基本构造，使用底面设有一正电极及一负电极、且顶面设有一正电极及/或一负电极的二极体晶粒取代，且进一步包括一片顶部线路板，以陶瓷板、塑胶板、复合材料板或具散热特性的散热板制成于其板面上设有一个或两个线路电极，且与其对应的所述二极体晶粒顶面的正电极及/或负电极构成电性连接；其中，所述外端电极各自包覆于由所述顶部线路板、所述封胶体及所述底部线路板三者共同构成一体化结构的其中一侧端面，且所述封胶体包裹所述二极体晶粒及所述底部线路板及所述顶部线路板的线路电极在内，并且保持每个所述线路电极的一端延伸到该封胶体的其中一侧端面表面与所对应的外端电极构成电性连接。
本发明的另一种小型化SMD二极体封装元件，是使用两颗或两颗以上二极体晶粒形成阵列布置，再使用单颗二极体晶粒的封装结构进行封装外，且制成长度(L)介于1.0～2.4mm、宽度(W)介于0.5～1.0mm且厚度(T)介于0.4～0.8mm的阵列型二极体封装元件。
本发明的另一主要目的在于提供一种小型化表面黏着型二极体封装元件的制法，不使用含铅锡膏的有铅制程，且适用于制成不具外引脚的小型化SMD二极体封装元件。
本发明的小型化表面黏着型二极体封装元件的制法，应用于制成所述第一种或第二种小型化SMD二极体封装元件时，包括以下步骤：
1)预制底面设有一正电极及一负电极的二极体晶粒；
2)预制板面设有薄膜或厚膜线路阵列的底部线路板；
3)对所述底部线路板的每个薄膜或厚膜线路的两端印上、沾上或点上无铅导电膏；
4)以所述底部线路板的薄膜或厚膜线路阵列中的既相邻又间隔的两个薄膜或厚膜线路的端部作为预定连接端点，通过无铅导电膏的联结，运用CCD影像定位将所述二极体晶粒的正电极及负电极连接到所述底部线路板的预定连接端点；
5)对完成固晶的底部线路板表面实施整面绝缘材料封装；
6)视需要与否，选择性进行此步骤：对所述绝缘材料的固化表面涂布一层黏着层再覆盖上一片上盖板；
7)取得切割后拥有两个预留线路电极的二极体封装元件半成品；
8)以涂布、沾银或薄膜制程，对二极体封装元件半成品的两侧端部制作与所对应的线路电极分别构成电性连接的外端电极，以制得所述小型化表面黏着型二极体封装元件。
本发明的小型化表面黏着型二极体封装元件的制法，应用于制成所述第三种或第四种小型化SMD二极体封装元件时，包括以下步骤：
1)预制底面设有一正电极及一负电极、且顶面设有一正电极及/或一负电极的二极体晶粒；
2)预制板面设有薄膜或厚膜线路阵列的底部线路板及顶部线路板；
3)对所述底部线路板的每个薄膜或厚膜线路的两端印上、沾上或点上无铅导电膏；
4)以所述底部线路板的薄膜或厚膜线路阵列中的既相邻又间隔的两个薄膜或厚膜线路的端部作为预定连接端点，通过无铅导电膏的联结，运用CCD影像定位将所述二极体晶粒底面的正电极及负电极连接到所述底部线路板的预定连接端点；
5)对所述二极体晶粒顶面的正电极及/或负电极印上、沾上或点上无铅导电膏；
6)对所述顶部线路板的薄膜或厚膜线路阵列中的每个薄膜或厚膜线路选定预定连接端点，通过步骤5)的无铅导电膏的联结，将所述顶部线路板的预定连接端点连接到与其对应的所述二极体晶粒顶面的正电极及/或负电极；
7)对完成固晶且介于所述底部线路板及所述顶部线路板之间的空间实施绝缘材料封装；
8)取得切割后拥有三个或四个预留线路电极的二极体封装元件半成品；
9)以涂布、沾银或薄膜制程，对二极体封装元件半成品的两侧端部制作与所对应的线路电极分别构成电性连接的外端电极，以制得所述小型化表面黏着型二极体封装元件。
作为优选实施例，所述二极体晶粒选自瞬态电压抑制二极体晶粒(TVS Diodedie)、萧基特二极体晶粒(Schottky Diodes die)、开关二极体晶粒(Switch Diode die)、齐纳二极晶粒体(Zener Diode die)或整流二极体晶粒(Rectifiers Diode die)的其中一种。
作为优选实施例，所述晶片型二极体封装元件或所述阵列型二极体封装元件，为瞬态电压抑制二极体、萧基特二极体、开关二极体、齐纳二极体或整流二极体的其中一种。
作为优选实施例，所述封胶体为陶瓷材料或塑胶材料。
作为优选实施例，所述底部线路板及顶部线路板是以陶瓷板、塑胶板、复合材料板或具散热特性的散热板制成，
作为优选实施例，所述外端电极的材料为银(Ag)、金(Au)、铜(Cu)、镍(Ni)、钯(Pd)或铂(Pt)单一或两种以上成分或其金属合金，且以涂布、沾覆、蒸镀薄膜或溅镀薄膜制程制成。
本发明的晶片型或阵列型二极体封装元件及其制法，具有以下有益效果：
1.与现有技术中的封装制程不同，不使用现有导线架进行封装，节省成本及制程简单；
2.在封装制程中，首创使用底面设有一正电极及一负电极的二极体晶粒，且使用(底部)线路板取代现有导线架进行封装；
3.运用CCD影像定位技术进行植晶及固晶，可解决及突破小型化二极体晶粒使用导线架进行封装所导致的安装精度问题，且适用于制成愈来愈小型化的电子元件。
附图说明
图1为本发明的晶片型二极体封装元件放大图。
图2为本发明的阵列型二极体封装元件放大图。
图3为本发明的晶片型或阵列型二极体封装元件在封装制程中使用底部线路板取代现有导线架进行二极体晶粒封装前的电极电性连接示意图。
图4为本发明的第一种或第二种晶片型或阵列型二极体封装元件的制造流程图。
图5为本发明的第一种晶片型或阵列型二极体封装元件在制程中从半成品到成品的剖面说明图。
图6为本发明的第二种晶片型或阵列型二极体封装元件在制程中从半成品到成品的剖面说明图。
图7为本发明的第三种或第四种晶片型或阵列型二极体封装元件的制造流程图。
图8为本发明的第三种晶片型或阵列型二极体封装元件在制程中从半成品到成品的剖面说明图。
图9为本发明的第四种晶片型或阵列型二极体封装元件在制程中从半成品到成品的剖面说明图。
附图标记说明：
10 二极体封装元件或晶片型二极体封装元件
20 阵列型二极体封装元件
30 二极体晶粒
31 下电极
32 上电极
40 无铅导电膏
45 黏着层
50 底部线路板
53 上盖板
55 薄膜或厚膜线路
56a、56b 线路电极
60 顶部线路板
65 薄膜或厚膜线路
66a、66b 线路电极
70 绝缘材料
73 切割线
75 封胶体
80a 外端电极
80b 外端电极
具体实施方式
本发明的小型化表面黏着型(SMD)二极体封装元件，特点在于不使用现有导线架，也没有从导线架延伸出来的外引脚，且具备半导体二极体特性。为简洁说明，本发明的小型化SMD二极体封装元件，下文将简称为二极体封装元件。
如图1及图5所示，本发明的第一种二极体封装元件10，两端具有外端电极，其基本构造，包括单颗二极体晶粒30、一片底部线路板50、两个线路电极56a及56b、一个封胶体75及两个外端电极80a及80b。
其中，所述二极体晶粒30的底面，设有两个下电极31，分别构成所述二极体晶粒30进行电性连接的正、负电极；所述线路电极56a及56b是对应所述二极体晶粒30的两个下电极31而设于该底部线路板50的板面上，且与所述二极体晶粒30的两个下电极51分别构成电性连接；所述封胶体75附着在所述底部线路板50上面，与所述底部线路板50构成一体化结构，将所述二极体晶粒30及所述线路电极56a及56b包裹在内，且保持所述线路电极56a及56b的一端各自延伸到该封胶体75的其中一侧端面表面；以及，所述外端电极80a及80b各自包覆于由所述封胶体75及所述底部线路板50共同构成一体化结构的其中一侧端面，且与所对应的线路电极56a及56b分别构成电性连接。
如图6所示，本发明的第二种二极体封装元件10，除了具备第一种二极体封装元件10的基本构造外，进一步包括一片上盖板53，且附着在所述封胶体75上面，与所述封胶体75及所述底部线路板50共同构成一体化结构，其中，所述外端电极80a及80b各自包覆于由所述上盖板53、所述封胶体75及所述底部线路板50三者共同构成一体化结构的其中一侧端面，且与所对应的线路电极56a及56b分别构成电性连接。
如图8所示，本发明的第三种二极体封装元件10，是使用具备三个电极以增加电流流通能力的二极体晶粒30，且进一步包括一片顶部线路板60；其基本构造，包括单颗二极体晶粒30、一片底部线路板50、二个线路电极56a及56b、一片顶部线路板60、一个线路电极66a、一个封胶体75及二个外端电极80a及80b。
其中，所述二极体晶粒30的底面，设有两个下电极31，分别构成所述二极体晶粒30进行电性连接的正、负电极，所述二极体晶粒30的顶面，设有一个上电极32，构成为增加电流流通能力的正电极或负电极；所述线路电极56a及56b是对应所述二极体晶粒30的两个下电极31而设于该底部线路板50的板面上，且与所述二极体晶粒30的两个下电极51分别构成电性连接；所述线路电极66a是对应所述二极体晶粒30的上电极32而设于该顶部线路板60的板面上，且与所述二极体晶粒30的上电极32构成电性连接；所述封胶体75充实地附着在所述底部线路板50及所述顶部线路板60的中间，与所述底部线路板50及所述顶部线路板60共同构成一体化结构，将所述二极体晶粒30、所述线路电极56a、56b及66a包裹在内，且保持所述线路电极56a、56b及66a的一端各自延伸到该封胶体75的其中一侧端面表面；以及，所述外端电极80a及80b各自包覆于由所述底部线路板50、所述封胶体75及所述顶部线路板60三者共同构成一体化结构的其中一侧端面，且与所对应的线路电极56a、56b及66a分别构成电性连接。
如图9所示，本发明的第四种二极体封装元件10，除了使用具备四个电极以增加电流流通能力的二极体晶粒30外，具备第三种二极体封装元件10的基本构造，包括单颗二极体晶粒30、一片底部线路板50、两个线路电极56a及56b、一片顶部线路板60、两个线路电极66a及66b、一个封胶体75及两个外端电极80a及80b。
其中，所述二极体晶粒30的底面，设有两个下电极31，分别构成所述二极体晶粒30进行电性连接的正、负电极，所述二极体晶粒30的顶面，设有两个上电极32，分别构成为增加电流流通能力的正电极及负电极；所述线路电极66a及66b是对应所述二极体晶粒30的两个上电极32而设于该顶部线路板60的板面上，且与所述二极体晶粒30的两个上电极32分别构成电性连接；而所述外端电极80a及80b各自包覆于由所述底部线路板50、所述封胶体75及所述顶部线路板60三者共同构成一体化结构的其中一侧端面，且与所对应的线路电极56a、56b、66a及66b分别构成电性连接。
以上四种二极体封装元件10都只使用单颗二极体晶粒30，本文定义为晶片型二极体封装元件10。
本发明的二极体封装元件10的另一种具体实施例，如图2所示，是使用二颗以上(包含二颗)二极体晶粒30(图未绘)且封装成二极体封装元件20，本文定义为阵列型二极体封装元件20，其基本构造，包括以所述封胶体75包裹二颗以上具备二个电极至四个电极的二极体晶粒30，且所述底部线路板50的板面上设有对应每颗二极体晶粒30的两个下电极31的线路电极56a及56b，与每颗二极体晶粒30的两个下电极31分别构成电性连接之外，且每颗二极体晶粒30各自对应的两个外端电极80a及80b，亦与所述线路电极56a及56b分别构成电性连接。
同理，所述阵列型二极体封装元件20有使用所述顶部线路板60时，所述顶部线路板60的板面上设有对应每颗二极体晶粒30的上电极32的线路电极66a或/及66b，与每颗二极体晶粒30的上电极32构成电性连接之外，且每颗二极体晶粒30各自对应的两个外端电极80a及80b，亦与所述线路电极66a或/及66b分别构成电性连接。
根据前面所述，本发明的晶片型二极体封装元件10或阵列型二极体封装元件20，为瞬态电压抑制二极体(TVS Diode)、萧基特二极体(Schottky Diodes)、开关二极体(Switch Diode)、齐纳二极体(Zener Diode)或整流二极体(Rectifiers Diode)的其中一种，但不限于此。
本发明的小型化SMD二极体封装元件制法(下文简称SMD二极体元件制法)，与现有技术中的SMD二极体封装元件的封装制程不同，适用于制作小型化的SMD二极体封装元件的关键技术，如图3所示，包括：
1.在封装制程中，使用底部线路板50取代现有导线架进行封装；
2.所述底部线路板50的板面上设有许多间隔分开且配置成阵列排列的薄膜或厚膜线路55(下文简称为薄膜或厚膜线路阵列)；
3.运用CCD影像定位技术进行点胶，对所述底部线路板50的每个薄膜或厚膜线路55的两端，精准地印上、沾上或点上无铅导电膏40；
4.运用CCD影像定位技术进行植晶及固晶，小型化的二极体晶粒30底面的正、负电极，可精确定位到所述底部线路板50上面彼此间隔且相邻的两个薄膜或厚膜线路55的端部，且通过涂布在相同定点位置的无铅导电膏40的联结，与所对应的彼此间隔且相邻的两个薄膜或厚膜线路55构成不会发生短路的电性连接。
配合图4及图5所示，本发明的SMD二极体元件制法，应用于制作本发明的第一种二极体封装元件10，其步骤包括：
1.预制底面设有(正、负电极)两个下电极31的二极体晶粒30；
2.预制板面设有薄膜或厚膜线路55阵列的底部线路板50；
3.运用CCD影像定位对所述底部线路板50的每个薄膜或厚膜线路55的两端印上、沾上或点上无铅导电膏40；
4.以所述底部线路板50上面彼此间隔且相邻的两个薄膜或厚膜线路55的端部作为预定连接端点，通过无铅导电膏40的联结，运用CCD影像定位将二极体晶粒30的两个下电极31连接到所述底部线路板50的预定连接端点；
5.对完成固晶的底部线路板50表面实施整面绝缘材料70封装；
6.运用CCD影像定位切割线73，对完成封装的二极体晶粒30进行切割，取得由原本彼此间隔且相邻的薄膜或厚膜线路55构成切割后拥有两个预留线路电极56a及56b的二极体封装元件半成品；
7.以涂布、沾银或薄膜制程，对二极体封装元件半成品的两侧端部制作外端电极80a及80b，且与所对应的线路电极56a及56b分别构成电性连接，使成品产生半导体二极体特性，即制得本发明的第一种二极体封装元件10。
配合图4及图6所示，本发明的SMD二极体元件制法，应用于制作本发明的第二种二极体封装元件10，其步骤包括：
1.预制底面设有(正、负电极)两个下电极31的二极体晶粒30；
2.预制板面设有薄膜或厚膜线路55阵列的底部线路板50；
3.运用CCD影像定位对所述底部线路板50的每个薄膜或厚膜线路55的两端印上、沾上或点上无铅导电膏40；
4.以所述底部线路板50上面彼此间隔且相邻的两个薄膜或厚膜线路55的端部作为预定连接端点，通过无铅导电膏40的联结，运用CCD影像定位将二极体晶粒30的两个下电极31连接到所述底部线路板50的预定连接端点；
5.对完成固晶的底部线路板50表面实施整面绝缘材料70封装；
6.对绝缘材料70的固化表面涂布一层黏着层45再覆盖上一片上盖板53；
7.运用CCD影像定位切割线73，对完成封装的二极体晶粒30进行切割，取得由原本彼此间隔且相邻的薄膜或厚膜线路55构成切割后拥有两个预留线路电极56a及56b的二极体封装元件半成品；
8.以涂布、沾银或薄膜制程，对二极体封装元件半成品的两侧端部制作外端电极80a及80b，且与所对应的线路电极56a及56b分别构成电性连接，使成品产生半导体二极体特性，即制得本发明的第二种二极体封装元件10。
配合图7及图8所示，本发明的SMD二极体元件制法，应用于制作本发明的第三种二极体封装元件10，其步骤包括：
1.预制底面设有(正、负电极)两个下电极31及顶面设有(正电极或负电极)一个上电极32的二极体晶粒30；
2.预制板面设有薄膜或厚膜线路55阵列的底部线路板50及板面设有薄膜或厚膜线路65阵列的顶部线路板60；
3.运用CCD影像定位对所述底部线路板50的每个薄膜或厚膜线路55的两端印上、沾上或点上无铅导电膏40；
4.以所述底部线路板50上面彼此间隔且相邻的两个薄膜或厚膜线路55的端部作为预定连接端点，通过无铅导电膏40的联结，运用CCD影像定位将二极体晶粒30的两个下电极31连接到所述底部线路板50的预定连接端点；
5.运用CCD影像定位对所述二极体晶粒30的上电极32印上、沾上或点上无铅导电膏40；
6.以所述顶部线路板60的薄膜或厚膜线路65作为预定连接端点，通过无铅导电膏40的联结，运用CCD影像定位将所述顶部线路板60的预定连接端点连接到二极体晶粒30的上电极32；
7.对完成固晶且介于底部线路板50及顶部线路板60之间的空间实施绝缘材料70封装；
8.运用CCD影像定位切割线73，对完成封装的二极体晶粒30进行切割，取得切割后拥有三个预留线路电极56a、56b及66a的二极体封装元件半成品；
9.以涂布、沾银或薄膜制程，对二极体封装元件半成品的两侧端部制作外端电极80a及80b，且与所对应的线路电极56a、56b及66a分别构成电性连接，使成品产生半导体二极体特性，即制得本发明的第三种二极体封装元件10。
配合图7及图9所示，本发明的SMD二极体元件制法，应用于制作本发明的第四种二极体封装元件10，其步骤包括：
1.预制底面设有(正、负电极)两个下电极31及顶面设有(正、负电极)两个上电极32的二极体晶粒30；
2.预制板面设有薄膜或厚膜线路55阵列的底部线路板50及板面设有薄膜或厚膜线路65阵列的顶部线路板60；
3.运用CCD影像定位对所述底部线路板50的每个薄膜或厚膜线路55的两端印上、沾上或点上无铅导电膏40；
4.以所述底部线路板50上面彼此间隔且相邻的两个薄膜或厚膜线路55的端部作为预定连接端点，通过无铅导电膏40的联结，运用CCD影像定位将二极体晶粒30的两个下电极31连接到所述底部线路板50的预定连接端点；
5.运用CCD影像定位对所述二极体晶粒30的两个上电极32分别印上、沾上或点上无铅导电膏40；
6.以所述顶部线路板60上面彼此间隔且相邻的两个薄膜或厚膜线路65的端部作为预定连接端点，通过无铅导电膏40的联结，运用CCD影像定位将所述顶部线路板60的预定连接端点分别连接到二极体晶粒30的两个上电极32；
7.对完成固晶且介于底部线路板50及顶部线路板60之间的空间实施绝缘材料70封装；
8.运用CCD影像定位切割线73，对完成封装的二极体晶粒30进行切割，取得切割后拥有四个预留线路电极56a、56b、66a及66b的二极体封装元件半成品；
9.以涂布、沾银或薄膜制程，对二极体封装元件半成品的两侧端部制作外端电极80a及80b，且与所对应的线路电极56a、56b、66a及66b分别构成电性连接，使成品产生半导体二极体特性，即制得本发明的第四种二极体封装元件10。
在本发明的SMD二极体元件制法中或其制品，所述二极体晶粒30可选自瞬态电压抑制二极体晶粒、萧基特二极体晶粒、开关二极体晶粒、齐纳二极体晶粒或整流二极体晶粒的其中一种，但不限于此。
在本发明的SMD二极体元件制法中或其制品，所述绝缘材料70或所述二极体封装元件10制品的封胶体75，可为陶瓷材料或塑胶材料，优选为使用环氧树脂。
在本发明的SMD二极体元件制法中或其制品，所述底部线路板50(或所述顶部线路板60)是选用陶瓷板、塑胶板、复合材料板或具散热特性的散热板制成，其中，所述陶瓷板可选用氧化铝板或氮化铝板；所述塑胶板可选用PE板、PP板、PC板、聚亚酰胺板或工程塑胶制成的平板；所述复合材料板可选用碳纤板或玻纤板。
如图3所示，所述底部线路板50(或所述顶部线路板60)的板面上，使用薄膜或厚膜印刷技术在板面上形成及设有分开配置(或阵列排列)的薄膜或厚膜线路55(或65)，且所述薄膜或厚膜线路55或65具备导电特性，其用途将构成本发明的二极体封装元件10的内电极。
在本发明的SMD二极体元件制法中或其制品，所述外端电极80a及80b是以涂布、沾覆、蒸镀薄膜或溅镀薄膜制制作，其材质可选自银(Ag)、金(Au)、铜(Cu)、镍(Ni)、钯(Pd)或铂(Pt)单一成分或其两种成上以上混合，或是其金属合金，但不此为限。
在本发明的SMD二极体元件制法中，所述无铅导电膏40的成分，选自含银(Ag)、锡(Sn)、铜(Cu)、金(Au)、镍(Ni)、钯(Pd)或铂(Pt)单一成分或其两种成上以上混合。
根据前面所述，本发明的SMD二极体元件制法，可解决及突破小型化二极体晶粒使用导线架进行封装所导致的安装精度问题，可应用于制作小型化SMD二极体封装元件，尤其是适用于制成如图1所示的长度(L)介于0.4～1.0mm、宽度(W)介于0.2～0.5mm且厚度(T)介于0.2～0.5mm的晶片型二极体封装元件10，优选为适用于制成尺寸规格如表1所示的晶片型二极体封装元件10。
表1
本发明的SMD二极体元件制法，也适用于制成如图2所示的长度(L)介于1.0～2.4mm、宽度(W)介于0.5～1.0mm且厚度(T)介于0.4～0.8mm的阵列型二极体封装元件20，优选为适用于制成尺寸规格如表2所示的阵列型二极体封装元件20。
表2
除此之外，本发明的SMD二极体元件制法，不使用含铅锡膏的有铅制程，可满足国际上各项环保要求。

Claims (4)

1.一种小型化表面黏着型二极体封装元件，为长度介于0.4～1.0mm、宽度介于0.2～0.5mm及厚度介于0.2～0.5mm的晶片型二极体封装元件，其特征在于，包括：
一颗二极体晶粒，其底面设有一正电极及一负电极，其顶面设有一上电极，且选自瞬态电压抑制二极体晶粒、肖特基二极体晶粒、开关二极体晶粒、齐纳二极体晶粒或整流二极体晶粒的其中一种；
一片底部线路板，以陶瓷板、塑胶板、复合材料板或具散热特性的散热板制成；其板面上设有两个线路电极，各自设于所述底部线路板的板面上，且与所述二极体晶粒底面的正电极及负电极分别构成电性连接；
一片顶部线路板，以陶瓷板、塑胶板、复合材料板或具散热特性的散热板制成；其板面上设有一个线路电极，且与所述二极体晶粒顶面的上电极构成电性连接；
一个封胶体，以陶瓷材料或塑胶材料制成，与所述底部线路板及所述顶部线路板共同构成一体化结构，以包裹所述二极体晶粒、所述底部线路板的二个线路电极及所述顶部线路板的线路电极，且保持所述底部线路板的二个线路电极及所述顶部线路板的线路电极的一端各自延伸到该封胶体的其中一侧端面表面；及
两个外端电极，以银、金、铜、镍、钯或铂单一或两种以上成分或其金属合金制成，且各自包覆于由所述封胶体、所述底部线路板及所述顶部线路板三者共同构成一体化结构的其中一侧端面，且与所对应的线路电极构成电性连接。
2.根据权利要求1所述的一种小型化表面黏着型二极体封装元件，其特征在于，所述二极体晶粒以底面设有一正电极、一负电极及顶面设有一正电极及一负电极的二极体晶粒取代，所述顶部线路板以板面上设有二个独立线路电极的顶部线路板取代，且所述顶部线路板的二个独立线路电极各自与所述二极体晶粒顶面的正电极、负电极分别构成电性连接；其中，所述外端电极各自包覆于由所述顶部线路板、所述封胶体及所述底部线路板三者共同构成一体化结构的其中一侧端面，且所述封胶体进一步包裹所述顶部线路板的二个独立线路电极在内，并且保持所述二个独立线路电极的一端各自延伸到该封胶体的其中一侧端面表面与所对应的外端电极构成电性连接。
3.一种小型化表面黏着型二极体封装元件，包含权利要求1或2的二极体晶粒及其封装结构，且以两颗或两颗以上所述二极体晶粒制成长度(L)介于1.0～2.4mm、宽度(W)介于0.5～1.0mm且厚度(T)介于0.4～0.8mm的阵列型二极体封装元件。
4.一种小型化表面黏着型二极体封装元件的制法，用于制成权利要求1或2的小型化表面黏着型二极体封装元件，其特征在于，包括以下步骤：
1)预制底面设有一正电极及一负电极、且顶面设有一正电极及/或一负电极的瞬态电压抑制二极体晶粒、肖特基二极体晶粒、开关二极体晶粒、齐纳二极体晶粒或整流二极体晶粒的其中一种；
2)以陶瓷板、塑胶板、复合材料板或具散热特性的散热板，预制板面设有薄膜或厚膜线路阵列的底部线路板及顶部线路板；
3)对所述底部线路板的每个薄膜或厚膜线路的两端印上、沾上或点上无铅导电膏；
4)以所述底部线路板的薄膜或厚膜线路阵列中的既相邻又间隔的两个薄膜或厚膜线路的端部作为预定连接端点，通过无铅导电膏的联结，运用CCD影像定位将所述二极体晶粒底面的正电极及负电极连接到所述底部线路板的预定连接端点；
5)对所述二极体晶粒顶面的正电极及/或负电极印上、沾上或点上无铅导电膏；
6)对所述顶部线路板的薄膜或厚膜线路阵列中的每个薄膜或厚膜线路选定预定连接端点，通过步骤5)的无铅导电膏的联结，将所述顶部线路板的预定连接端点连接到与其对应的所述二极体晶粒顶面的正电极及/或负电极；
7)对完成固晶且介于所述底部线路板及所述顶部线路板之间的空间实施绝缘材料封装；
8)进行切割及取得切割后拥有三个或四个预留线路电极的二极体封装元件半成品；
9)以涂布、沾银或薄膜制程，对二极体封装元件半成品的两侧端部制作与所对应的线路电极分别构成电性连接的外端电极，以制得所述小型化表面黏着型二极体封装元件。
CN201410840628.2A 2014-01-10 2014-12-30 一种小型化表面黏着型二极体封装元件及其制法 Active CN104465553B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW103101019A TWI501363B (zh) 2014-01-10 2014-01-10 一種小型化表面黏著型二極體封裝元件及其製法
TW103101019 2014-01-10

Publications (2)

Publication Number Publication Date
CN104465553A CN104465553A (zh) 2015-03-25
CN104465553B true CN104465553B (zh) 2017-07-11

Family

ID=52911378

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410840628.2A Active CN104465553B (zh) 2014-01-10 2014-12-30 一种小型化表面黏着型二极体封装元件及其制法

Country Status (6)

Country Link
US (2) US9691735B2 (zh)
JP (1) JP6125486B2 (zh)
KR (1) KR101650896B1 (zh)
CN (1) CN104465553B (zh)
DE (1) DE102015100129B4 (zh)
TW (1) TWI501363B (zh)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9899330B2 (en) * 2014-10-03 2018-02-20 Mc10, Inc. Flexible electronic circuits with embedded integrated circuit die
TWI651830B (zh) * 2015-02-17 2019-02-21 立昌先進科技股份有限公司 多功能小型化表面黏著型電子元件及其製法
CN104637914B (zh) * 2015-02-28 2018-02-13 立昌先进科技股份有限公司 多功能表面黏着型电子组件及其制法
WO2017040434A1 (en) 2015-09-03 2017-03-09 Schlumberger Technology Corporation Emulsions containing water-soluble acid retarding agents and methods of making and using
EA201890638A1 (ru) 2015-09-03 2018-10-31 Шлюмбергер Текнолоджи Б.В. Отклоняющие кислоты, содержащие водорастворимое замедляющее действие средство, а также способы изготовления и применения
EA201890637A1 (ru) 2015-09-03 2018-09-28 Шлюмбергер Текнолоджи Б.В. Смешивание в процессе закачивания кислот и отклоняющих жидкостей с водорастворимыми замедляющими действие средствами
JP6631114B2 (ja) * 2015-09-17 2020-01-15 富士電機株式会社 半導体装置及び半導体装置の計測方法
US10504767B2 (en) * 2016-11-23 2019-12-10 Rohinni, LLC Direct transfer apparatus for a pattern array of semiconductor device die
TWI664683B (zh) * 2017-03-16 2019-07-01 佳邦科技股份有限公司 半導體封裝件的製造方法
TWI656612B (zh) * 2017-03-16 2019-04-11 佳邦科技股份有限公司 半導體封裝件
TWI719517B (zh) * 2019-06-27 2021-02-21 立昌先進科技股份有限公司 一種貼片式單顆小尺寸及陣列型之晶片半導體元件之封裝方法
RU193911U1 (ru) * 2019-09-10 2019-11-21 Акционерное общество «Оптрон-Ставрополь» Силовой полупроводниковый диод
CN113035821A (zh) * 2021-03-12 2021-06-25 众联慧合(天津)电子有限公司 一种二极管成型用引线框架及二极管及二极管的制造方法
CN114171422B (zh) * 2022-02-11 2022-06-03 浙江里阳半导体有限公司 半导体器件的制造方法及其蒸镀缺陷的检测方法
CN115216117B (zh) * 2022-09-21 2022-12-16 深圳市板明科技股份有限公司 一种线路板用改性塞孔树脂及其制备方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1542871A (zh) * 2003-04-28 2004-11-03 罗姆股份有限公司 芯片电阻器及其制造方法
CN1848308A (zh) * 2005-03-28 2006-10-18 泰科电子有限公司 具有pptc层之间的有源元件的表面安装多层电路保护装置
CN102468194A (zh) * 2010-11-12 2012-05-23 Nxp股份有限公司 半导体器件封装方法及半导体器件封装

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5939950U (ja) * 1982-09-04 1984-03-14 富士電機株式会社 高圧ダイオ−ドアレ−
US5491111A (en) * 1994-10-26 1996-02-13 Tai; George Method of making a semiconductor diode
JP3466411B2 (ja) * 1997-03-31 2003-11-10 太陽誘電株式会社 チップ抵抗器
JPH11204519A (ja) * 1998-01-08 1999-07-30 Matsushita Electron Corp 半導体装置及びその製造方法
JPH11251477A (ja) * 1998-03-03 1999-09-17 Canon Inc 半導体パッケージ、半導体装置、およびこれらの製造方法
JP3911839B2 (ja) * 1998-04-08 2007-05-09 松下電器産業株式会社 半導体発光装置
JP2000349187A (ja) * 1999-06-01 2000-12-15 Nec Corp 半導体装置及び半導体装置の製造方法
JP3318655B2 (ja) * 1999-08-10 2002-08-26 ニュー・クリエイト株式会社 薄膜積層体の製造方法および製造装置
JP2001352084A (ja) * 2000-06-09 2001-12-21 Fuji Electric Co Ltd 薄膜太陽電池とその製造方法
JP4759791B2 (ja) * 2000-07-27 2011-08-31 日亜化学工業株式会社 光半導体素子とその製造方法
TW521555B (en) 2000-08-25 2003-02-21 Hitachi Aic Inc Electronic device sealing electronic element therein and manufacturing method thereof, and printed wiring board suitable for such electronic device
JP2003031600A (ja) * 2001-07-18 2003-01-31 Sony Corp 半導体チップ・マウント方法および装置
KR100452819B1 (ko) * 2002-03-18 2004-10-15 삼성전기주식회사 칩 패키지 및 그 제조방법
KR100461718B1 (ko) * 2002-03-18 2004-12-14 삼성전기주식회사 칩 패키지 및 그 제조방법
US8102657B2 (en) * 2003-12-02 2012-01-24 Super Talent Electronics, Inc. Single shot molding method for COB USB/EUSB devices with contact pad ribs
JP2005322773A (ja) * 2004-05-10 2005-11-17 Matsushita Electric Ind Co Ltd 半導体装置およびその製造方法
WO2007106856A2 (en) * 2006-03-14 2007-09-20 Allux Medical, Inc. Phototherapy device and method of providing phototherapy to a body surface
JP5394617B2 (ja) * 2006-06-16 2014-01-22 新光電気工業株式会社 半導体装置及び半導体装置の製造方法及び基板
US8841759B2 (en) * 2006-12-23 2014-09-23 Lg Innotek Co., Ltd. Semiconductor package and manufacturing method thereof
JP4887170B2 (ja) * 2007-02-13 2012-02-29 ソニー株式会社 半導体装置の製造方法
TWI330868B (en) * 2007-04-13 2010-09-21 Siliconware Precision Industries Co Ltd Semiconductor device and manufacturing method thereof
WO2009156970A1 (en) * 2008-06-26 2009-12-30 Nxp B.V. Packaged semiconductor product and method for manufacture thereof
US20110089557A1 (en) * 2009-10-19 2011-04-21 Jeng-Jye Shau Area reduction for die-scale surface mount package chips
WO2012053439A1 (ja) * 2010-10-21 2012-04-26 Tdk株式会社 コイル部品及びその製造方法
US8709945B2 (en) * 2011-01-26 2014-04-29 Jeng-Jye Shau Area efficient through-hole connections
JP5927056B2 (ja) * 2012-06-14 2016-05-25 ルネサスエレクトロニクス株式会社 半導体装置
TWM454630U (zh) * 2013-01-22 2013-06-01 Unity Opto Technology Co Ltd 混光發光二極體結構

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1542871A (zh) * 2003-04-28 2004-11-03 罗姆股份有限公司 芯片电阻器及其制造方法
CN1848308A (zh) * 2005-03-28 2006-10-18 泰科电子有限公司 具有pptc层之间的有源元件的表面安装多层电路保护装置
CN102468194A (zh) * 2010-11-12 2012-05-23 Nxp股份有限公司 半导体器件封装方法及半导体器件封装

Also Published As

Publication number Publication date
US20160035697A1 (en) 2016-02-04
US20150200147A1 (en) 2015-07-16
TWI501363B (zh) 2015-09-21
KR101650896B1 (ko) 2016-08-24
JP6125486B2 (ja) 2017-05-10
DE102015100129A1 (de) 2015-07-16
US9691735B2 (en) 2017-06-27
TW201528455A (zh) 2015-07-16
US9691736B2 (en) 2017-06-27
JP2015133487A (ja) 2015-07-23
DE102015100129B4 (de) 2021-07-15
CN104465553A (zh) 2015-03-25
KR20150083781A (ko) 2015-07-20

Similar Documents

Publication Publication Date Title
CN104465553B (zh) 一种小型化表面黏着型二极体封装元件及其制法
CN104051408B (zh) 模块及其制造方法
CN102652358B (zh) 基于面板的引线框封装方法和装置
TW408411B (en) Semiconductor chip scale package
US8697496B1 (en) Method of manufacture integrated circuit package
US10373930B2 (en) Package structure and the method to fabricate thereof
US20150075849A1 (en) Semiconductor device and lead frame with interposer
JPH041501B2 (zh)
US6529115B2 (en) Surface mounted resistor
US9165872B2 (en) Chip scale diode package no containing outer lead pins and process for producing the same
TWI719517B (zh) 一種貼片式單顆小尺寸及陣列型之晶片半導體元件之封裝方法
US10186503B2 (en) Module and manufacturing method thereof
US20020162686A1 (en) Discrete circuit component and process of fabrication
JP2004254037A (ja) 撮像装置
CN110032943B (zh) 生物识别模组及其制造方法
JP2004335970A (ja) 複合電子部品
JPS58105546A (ja) 半導体パツケ−ジング方法
TW201442159A (zh) 離散式電路元件之微型封裝
KR100609760B1 (ko) 회로패턴이 인쇄된 다층세라믹 접합 반도체장치 및 그제조방법
JPH08125064A (ja) 配線基板
JPH062701U (ja) 半導体素子パッケージ
JP2003007740A (ja) 回路装置の製造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant