CN101996958A - 芯片封装体及其制造方法 - Google Patents

芯片封装体及其制造方法 Download PDF

Info

Publication number
CN101996958A
CN101996958A CN2010101143150A CN201010114315A CN101996958A CN 101996958 A CN101996958 A CN 101996958A CN 2010101143150 A CN2010101143150 A CN 2010101143150A CN 201010114315 A CN201010114315 A CN 201010114315A CN 101996958 A CN101996958 A CN 101996958A
Authority
CN
China
Prior art keywords
layers
rerouting office
semiconductor chip
chip
openings
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2010101143150A
Other languages
English (en)
Other versions
CN101996958B (zh
Inventor
张恕铭
周正德
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
XinTec Inc
Original Assignee
XinTec Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by XinTec Inc filed Critical XinTec Inc
Publication of CN101996958A publication Critical patent/CN101996958A/zh
Application granted granted Critical
Publication of CN101996958B publication Critical patent/CN101996958B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
    • H01L2224/26152—Auxiliary members for layer connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
    • H01L2224/26175—Flow barriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29339—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73267—Layer and HDI connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83101—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a layer connector, e.g. provided in an insulating plate member
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8312—Aligning
    • H01L2224/83136—Aligning involving guiding structures, e.g. spacers or supporting members
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92244—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01075—Rhenium [Re]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/0665—Epoxy resin
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12041—LED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/146—Mixed devices
    • H01L2924/1461—MEMS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

本发明公开一种芯片封装体及其制造方法。该芯片封装体包括：一承载基板以及设置于一承载基板上的至少一半导体芯片。半导体芯片具有多个导电垫，而多个第一重布局层位于半导体芯片上且电连接于导电垫。一单层绝缘结构覆盖承载基板及半导体芯片，且具有多个开口以露出第一重布局层。多个第二重布局层设置于单层绝缘结构上，并电连接至第一重布局层。一保护层设置于单层绝缘结构上并覆盖第二重布局层，具有多个开口以暴露出第二重布局层。多个导电凸块对应设置于保护层的开口内而电连接至第二重布局层。另一实施例则揭示上述芯片封装体的制造方法。

Description

芯片封装体及其制造方法
技术领域
本发明涉及一种芯片封装，特别是涉及一种扇出式(fan-out)芯片封装体及其制造方法。
背景技术
随着电子或光电产品诸如数字相机、具有影像拍摄功能的手机、条码扫瞄器(bar code reader)以及监视器需求的增加，半导体技术发展的相当快速，且半导体芯片的尺寸有微缩化(miniaturization)的趋势，而其功能也变得更为复杂。
大多数的半导体芯片通常为了效能上的需求而置放于一密封的封装体，其有助于操作上的稳定性。然而，由于先进的半导体芯片必须在更小的面积内提供更多的输入/输出(I/O)导电垫，因而增加半导体封装的困难度，使其良率降低。尤其是在晶片级封装(wafer level chip scale package，WLCSP)的应用上，当半导体芯片尺寸越来越小时，封装体的凸块球距(pitch)以及尺寸会限制位于半导体芯片表面的I/O导电垫数量而妨碍半导体芯片效能的提升。
因此，有必要寻求一种新的封装体结构，其能够解决上述的问题。
发明内容
有鉴于此，本发明一实施例提供一种芯片封装体，包括：一承载基板以及设置于一承载基板上的至少一半导体芯片。半导体芯片具有多个导电垫，而多个第一重布局层位于半导体芯片上且电连接于导电垫。一单层绝缘结构覆盖承载基板及半导体芯片，且具有多个开口以露出第一重布局层。多个第二重布局层设置于单层绝缘结构上，并电连接至第一重布局层。一保护层设置于单层绝缘结构上并覆盖第二重布局层，具有多个开口以暴露出第二重布局层。多个导电凸块对应设置于保护层的开口内而电连接至第二重布局层。
本发明另一实施例提供一种芯片封装体的制造方法，包括：提供至少一半导体芯片在一承载基板上，其中半导体芯片具有多个导电垫；在半导体芯片上形成与导电垫电连接的多个第一重布局层；在承载基板上形成一单层绝缘结构，并覆盖半导体芯片，且跨于第一重布局层上；定义单层绝缘结构以形成多个第一开口，暴露出第一重布局层；在单层绝缘结构上形成多个第二重布局层，使第二重布局层经由第一开口而电连接至第一重布局层；在单层绝缘结构上形成一第一保护层，并覆盖第二重布局层；定义第一保护层以形成多个第二开口，暴露出第二重布局层；以及在第二开口内对应形成多个导电凸块，使导电凸块经由第二开口而电连接至第二重布局层。
附图说明
图1A至图1G为根据本发明实施例的芯片封装体的制造方法剖面示意图；及
图2A至图2C为根据本发明不同实施例的防滑结构。
主要元件符号说明
10～芯片封装体；        100～半导体芯片；
100a～导电垫；          102、212～保护层；
102a、208a、212a～开口；200～承载基底；
202～防滑结构；         204～粘着层；
206、210～重布局层；    208～单层绝缘结构；
214～导电凸块。
具体实施方式
以下说明本发明实施例的制作与使用。然而，可轻易了解本发明所提供的实施例仅用于说明以特定方法制作及使用本发明，并非用以局限本发明的范围。在附图或描述中，相似或相同部分的元件使用相同或相似的符号表示。再者，附图中元件的形状或厚度可扩大，以简化或是方便标示。此外，未绘示或描述的元件，可以是具有各种熟习该项技艺者所知的形式。
请参照图1G，其为根据本发明实施例的芯片封装体10剖面示意图。在本发明的封装体实施例中，其可应用于各种包含主动元件或被动元件(active or passive elements)、数字电路或模拟电路等集成电路的电子元件(electronic components)，例如是有关于光电元件(opto electronic devices)、微机电系统(Micro Electro Mechanical Systems，MEMS)、微流体系统(microfluidic systems)、或利用热、光线及压力等物理量变化来测量的物理感测器(physical sensor)。特别是可选择使用晶片级封装制作工艺对影像感测器、发光二极管、太阳能电池、射频元件(RF circuits)、加速计(accelerators)、陀螺仪(gyroscopes)、微制动器(micro actuators)、表面声波元件、压力感测器(pressure sensors)、或喷墨头(ink printer heads)等半导体芯片进行封装。
上述晶片级封装制作工艺主要指在晶片阶段完成封装步骤后，再予以切割成独立的封装体，然而，在一特定实施例中，例如将已分离的半导体芯片重新分布在一承载晶片上，再进行封装制作工艺，也可称之为晶片级封装制作工艺。上述晶片级封装制作工艺也适用于通过堆叠(stack)方式安排具有集成电路的多片晶片，以形成多层集成电路(multi-layer integrated circuitdevices)的封装体。
在本实施例中，芯片封装体10包括：一承载基板200以及至少一半导体芯片100，芯片100可经由一粘着层204而设置于承载基板200上。承载基板200，例如由一空白的硅晶片(raw silicon wafer)或其他不含电路的半导体基板切割而成。此处，为简化附图及说明，仅以单一半导体芯片100表示之。在本实施例中，邻近半导体芯片100的承载基板200上可具有一防滑结构202，用以作为芯片固定装置(shifting stopper)。再者，半导体芯片100具有一芯片保护层(passivation)(未绘示)，其包括多个开口以露出多个导电垫100a，用以将半导体芯片100内的电路(未绘示)电连接至外部电路(未绘示)。此处，为简化附图及说明，仅以两个不相邻的导电垫100a表示之。在一实施例中，两相邻的导电垫之间的间隔(space)在15至25微米(μm)的范围。
此外，在一选择性的步骤中，可考虑额外形成一保护层102于半导体芯片100的芯片保护层上，以重新形成露出多个导电垫100a的多个开口102a，由此可调整芯片保护层的开口形状和尺寸，以符合本实施例的晶片级封装所需的规格。例如由氧化硅、氮化硅、或其组合所构成，或是选择高分子材料，例如，聚醯亚胺树脂(polyimide)或是苯环丁烯(butylcyclobutene：BCB，道氏化学公司)，上述重新形成的开口102a可以局部露出下方对应的导电垫100a，但尺寸已较芯片保护层的开口为小。以下实施例以开口102a为例，但并不以此为限。
多个扇入式(fan-in)重布局层206设置于半导体芯片上，其经由保护层102内的开口102a而与对应的导电垫100a电连接。
一单层绝缘结构208设置于承载基板200上，并覆盖半导体芯片100、防滑结构202且跨于重布局层206上，其中单层绝缘结构208具有多个开口208a以局部露出下方对应的重布局层206。多个重布局层210设置于单层绝缘结构208上，并经由单层绝缘结构208内的开口208a而与对应的重布局层206电连接。不同于扇入式重布局层206，重布局层210进一步向外延伸至半导体芯片100外侧的单层绝缘结构208上而构成扇出式(fan-out)重布局层210结构。
一保护层212，例如一防焊层(solder mask)，设置于单层绝缘结构208上并覆盖重布局层210，其中保护层212具有多个开口212a以局部露出下方对应的重布局层210。多个导电凸块214对应设置于开口212a内，并经由开口212a而电连接至对应的重布局层210。
以下配合图1A至图1G说明根据本发明实施例的芯片封装体10的制造方法。请参照图1A，提供一承载基板200，例如一空白的硅晶片(raw siliconwafer)或其他不含电路的半导体基板，其上具有多个芯片承载区(未绘示)，用以对应放置多个半导体芯片。多个防滑结构对应设置于邻近芯片承载区的承载基板200上。此处，为简化附图及说明，仅以一芯片承载区及与其相邻的一防滑结构202表示之。防滑结构202可包括金属材料或绝缘材料。前者可通过电镀制作工艺而形成，而后者则可通过微影制作工艺或其他现有沉积制作工艺而形成。
图2A至图2C为根据本发明不同实施例的防滑结构，其中相同于图1A的部件使用相同的标号并省略其说明。在一实施例中，如图2A所示，防滑结构202可为一环形物且环绕芯片承载区(如虚线区所示)，用以在后续接合芯片时，作为芯片对准标记及/或芯片固定装置。在另一实施例中，防滑结构202可为多个岛状物且环绕芯片承载区，防滑结构202包括至少两个岛状物，分别邻近于芯片承载区的两个对边或两个邻边。举例而言，如图2B所示，防滑结构202的岛状物具有矩形的上视轮廓且邻近于芯片承载区的所有边缘。在另一实施例中，防滑结构202包括至少两个岛状物，且分别邻近于芯片承载区的两个对角。举例而言，如图2C所示，防滑结构202的岛状物具有L形的上视轮廓且邻近于芯片承载区的四个角落。
接下来，提供多个半导体芯片，用以在后续步骤中设置于承载基板200上对应的芯片承载区。此处，为简化附图及说明，仅以一半导体芯片100表示之，如图1B所示。半导体芯片100本身覆盖有一芯片保护层(未绘示)，其具有多个开口以暴露出多个导电垫100a，用以将半导体芯片100内的集成电路(未绘示)电连接至外部电路(未绘示)。此处，为简化附图及说明，仅以两个不相邻的导电垫100a表示之。需注意的是相邻的导电垫之间的间隔在15至25微米(μm)的范围。
在一实施例中，可以额外增加一道重新定义开口的步骤，例如在芯片上方再另外覆盖一层保护层102，例如由氧化硅、氮化硅、或其组合所构成，或是由高分子材料构成，接着定义出多个开口102a以局部露出下方对应的导电垫100a。在本实施例中，开口102a的尺寸及形状可以配合晶片级封装所需规格，例如通过调整开口102a的尺寸来缩小芯片保护层开口的尺寸，扩大两开口的间距。
请参照图1C，半导体芯片100通过防滑结构202作为对准标记，并通过一粘着层204设置于承载基板200上对应的芯片承载区(如图2A、图2B或图2C的虚线区所示)，其中由于粘着层在硬化之前可能使芯片发生偏移，进而使后续制作工艺发生对位偏差，因此通过围绕芯片的防滑结构202，例如形成邻近于或稍微接触半导体芯片100的防滑结构202，其中，由于粘着材料受到芯片与防滑结构202两者的紧迫，而使粘着材料的流动受到局限，因此芯片的位移量控制在可容许误差之内。在另一实施例中，也可通过防滑结构202作为对准标记，以使芯片精准地设置于承载基板200上。在本实施例中，粘着层204可包括：导电银胶、芯片贴膜(DAF：Die attach film)、或是环氧树脂层。接着，多个重布局层206形成于保护层102上，其中重布局层206经由保护层102的开口102a而电连接至对应的导电垫100a。重布局层206可包括铝、铜、或其他现有导线材料并通过现有沉积技术所形成，例如电镀、无电镀、或物理气相沉积。在本实施例中，重布局层206在半导体芯片100放置于承载基板200之后，形成于该半导体芯片上。在另一实施例中，重布局层206也可在半导体芯片100放置于承载基板200之前，先形成于半导体芯片100上。在一实施例中，重布局层206并不会延伸超出至芯片外。
请参照图1D，在承载基板200上形成一单层绝缘结构208，并覆盖半导体芯片100。单层绝缘结构208可包括环氧树脂材料、聚醯亚胺树脂(polyimide)或是苯环丁烯(butylcyclobutene：BCB，道氏化学公司)，并通过现有技术所形成，例如贴合或涂布。接着，通过现有微影及蚀刻技术在单层绝缘结构208内形成多个开口208a，以局部露出下方对应的重布局层206。
请参照图1E，在单层绝缘结构208上形成多个扇出(fan-out)重布局层210，其中重布局层210经由单层绝缘结构208的开口208a而电连接至对应的重布局层206。同样地，重布局层210可包括铝、铜、或其他现有导线材料并通过现有沉积技术所形成，例如电镀、无电镀或物理气相沉积。再者，重布局层210可向外延伸至半导体芯片100外侧的单层绝缘结构208上。
请参照图1F，在单层绝缘结构208上形成一保护层212，例如一防焊层，并覆盖重布局层210。接着，通过现有微影及蚀刻制作工艺，在保护层212内形成多个开口212a以局部露出下方对应的重布局层210。
请参照图1G，在保护层212的开口212a内对应形成多个导电凸块214，使导电凸块214经由开口212a而电连接至对应的重布局层210。之后，切割由硅晶片构成的承载基底200及其上方的单层绝缘结构208，以形成独立的芯片封装体10。
根据上述的一实施例中，由于半导体芯片100设置于承载基底200上，因此导电凸块214除了可设置于半导体芯片100正上方之外，也可通过扇出式重布局层210形成于半导体芯片100外侧的承载基底200上方。亦即，芯片封装体10的终端接触区(即，导电凸块214所设置之处)无须局限于半导体芯片100正上方，因而可增加终端接触区的数量，以因应高效能的芯片封装需求。再另一实施例中，承载基底200上围绕芯片的防滑结构202，可使半导体芯片100在固定在承载基底200上时可能发生的偏移受到有效控制，以维持或改善芯片封装体的良率。此外，在另一实施例中，采用单层绝缘结构208可同时作为两半导体芯片100之间的填充物以及覆盖重布局层206的保护层，可简化制作工艺步骤并降低制造成本。
虽然已结合以上较佳实施例揭露了本发明，然而其并非用以限定本发明，任何所属技术领域中熟悉此技术者，在不脱离本发明的精神和范围内，可作更动与润饰，因此本发明的保护范围应以附上的权利要求所界定的为准。

Claims (19)

1.一种芯片封装体，包括：
承载基板；
至少一半导体芯片，设置于该承载基板上，其中该半导体芯片具有多个导电垫；
多个第一重布局层，对应设置于该半导体芯片上并与该多个导电垫电连接；
单层绝缘结构，设置于该承载基板上，并覆盖该半导体芯片，且跨于该多个第一重布局层上，其中该单层绝缘结构具有多个第一开口以暴露出该多个第一重布局层；
多个第二重布局层，设置于该单层绝缘结构上，并经由该多个第一开口而电连接至该多个第一重布局层；
第一保护层，设置于该单层绝缘结构上并覆盖该多个第二重布局层，其中该第一保护层具有多个第二开口以暴露出该多个第二重布局层；以及
多个导电凸块，对应设置于该多个第二开口内，并经由该多个第二开口而电连接至该多个第二重布局层。
2.如权利要求1所述的芯片封装体，还包括一防滑结构，设置于该承载基板上且围绕该半导体芯片。
3.如权利要求2所述的芯片封装体，其中该防滑结构包括至少两个岛状物，分别邻近于或接触该半导体芯片的两个对角、两个对边或两个邻边。
4.如权利要求3所述的芯片封装体，其中该防滑结构的岛状物具有L型的上视轮廓且邻近于该半导体芯片的角落。
5.如权利要求2至4任一项所述的芯片封装体，其中该防滑结构包括金属材料或绝缘材料。
6.如权利要求5所述的芯片封装体，其中该多个第一重布局层为扇入型重布局层，且该多个第二重布局层为扇出型重布局层。
7.如权利要求6所述的芯片封装体，还包括一第二保护层，设置于该半导体芯片与该多个第一重布局层之间，其中该第二保护层具有多个第三开口，暴露出该多个导电垫，且该多个第一重布局层经由该多个第三开口而电连接至该多个导电垫。
8.如权利要求1所述的芯片封装体，其中该承载基板为一空白硅基底。
9.如权利要求1所述的芯片封装体，其中该单层绝缘结构包括环氧树脂材料、聚醯亚胺树脂或苯环丁烯。
10.一种芯片封装体的制造方法，包括：
提供至少一半导体芯片在一承载基板上，其中该半导体芯片具有多个导电垫；
在该半导体芯片上形成与该多个导电垫电连接的多个第一重布局层；
在该承载基板上形成一单层绝缘结构，并覆盖该半导体芯片，且跨于该多个第一重布局层上；
定义该单层绝缘结构以形成多个第一开口，暴露出该多个第一重布局层；
在该单层绝缘结构上形成多个第二重布局层，使该多个第二重布局层经由该多个第一开口而电连接至该多个第一重布局层；
在该单层绝缘结构上形成一第一保护层，并覆盖该多个第二重布局层；
定义该第一保护层以形成多个第二开口，暴露出该多个第二重布局层；以及
在该多个第二开口内对应形成多个导电凸块，使该多个导电凸块经由该多个第二开口而电连接至该多个第二重布局层。
11.如权利要求10所述的芯片封装体的制造方法，还包括在该承载基板上形成一防滑结构，且该防滑结构围绕该半导体芯片。
12.如权利要求11所述的芯片封装体的制造方法，其中该防滑结构包括至少两个岛状物，分别邻近于或接触该半导体芯片的两个对角、两个对边或两个邻边。
13.如权利要求12所述的芯片封装体的制造方法，其中该防滑结构的岛状物具有L型的上视轮廓且邻近于该半导体芯片的角落。
14.如权利要求11至13任一项所述的芯片封装体的制造方法，其中该防滑结构包括金属材料或绝缘材料。
15.如权利要求14所述的芯片封装体的制造方法，其中该多个第一重布局层为扇入型重布局层，且该多个第二重布局层为扇出型重布局层。
16.如权利要求15所述的芯片封装体的制造方法，还包括：
在该半导体芯片与该多个第一重布局层之间形成一第二保护层；
定义该第二保护层以形成多个第三开口，以暴露出该多个导电垫，且该多个第一重布局层经由该多个第三开口而电连接至该多个导电垫。
17.如权利要求10所述的芯片封装体的制造方法，其中该承载基板为一空白晶片。
18.如权利要求10所述的芯片封装体的制造方法，其中该单层绝缘结构包括环氧树脂材料、聚醯亚胺树脂或苯环丁烯。
19.如权利要求16所述的芯片封装体的制造方法，其中该第一重布局层在该半导体芯片提供于该承载基板上之前，形成于该半导体芯片上。
CN2010101143150A 2009-08-20 2010-02-05 芯片封装体及其制造方法 Active CN101996958B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US23556709P 2009-08-20 2009-08-20
US61/235,567 2009-08-20

Publications (2)

Publication Number Publication Date
CN101996958A true CN101996958A (zh) 2011-03-30
CN101996958B CN101996958B (zh) 2012-08-15

Family

ID=43604655

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2010101143150A Active CN101996958B (zh) 2009-08-20 2010-02-05 芯片封装体及其制造方法

Country Status (3)

Country Link
US (1) US8633582B2 (zh)
CN (1) CN101996958B (zh)
TW (1) TWI528514B (zh)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102522342A (zh) * 2011-12-27 2012-06-27 日月光半导体制造股份有限公司 半导体结构及其制造方法
CN103050447A (zh) * 2011-10-11 2013-04-17 台湾积体电路制造股份有限公司 半导体器件的封装方法及其结构
CN103745937A (zh) * 2014-02-08 2014-04-23 华进半导体封装先导技术研发中心有限公司 扇出型圆片级封装的制作工艺
CN104733402A (zh) * 2013-12-19 2015-06-24 矽品精密工业股份有限公司 半导体封装结构及其制法
CN105304507A (zh) * 2015-11-06 2016-02-03 南通富士通微电子股份有限公司 扇出晶圆级封装方法
CN105390471A (zh) * 2015-11-06 2016-03-09 南通富士通微电子股份有限公司 扇出晶圆级封装结构
CN106233460A (zh) * 2014-03-10 2016-12-14 德卡技术股份有限公司 包括加厚的再分布层的半导体器件及其制造方法
CN106971988A (zh) * 2015-12-11 2017-07-21 爱思开海力士有限公司 晶圆级封装件及其制造方法
CN114551258A (zh) * 2022-02-21 2022-05-27 江苏卓胜微电子股份有限公司 扇出型晶圆级封装方法及封装结构
CN114551257A (zh) * 2022-02-21 2022-05-27 江苏卓胜微电子股份有限公司 扇出型晶圆级封装方法及封装结构

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8604600B2 (en) * 2011-12-30 2013-12-10 Deca Technologies Inc. Fully molded fan-out
US8922021B2 (en) 2011-12-30 2014-12-30 Deca Technologies Inc. Die up fully molded fan-out wafer level packaging
US9177926B2 (en) 2011-12-30 2015-11-03 Deca Technologies Inc Semiconductor device and method comprising thickened redistribution layers
US10373870B2 (en) 2010-02-16 2019-08-06 Deca Technologies Inc. Semiconductor device and method of packaging
US9576919B2 (en) 2011-12-30 2017-02-21 Deca Technologies Inc. Semiconductor device and method comprising redistribution layers
US8288203B2 (en) * 2011-02-25 2012-10-16 Stats Chippac, Ltd. Semiconductor device and method of forming a wafer level package structure using conductive via and exposed bump
US9831170B2 (en) 2011-12-30 2017-11-28 Deca Technologies, Inc. Fully molded miniaturized semiconductor module
US10050004B2 (en) 2015-11-20 2018-08-14 Deca Technologies Inc. Fully molded peripheral package on package device
US9613830B2 (en) 2011-12-30 2017-04-04 Deca Technologies Inc. Fully molded peripheral package on package device
WO2013102146A1 (en) 2011-12-30 2013-07-04 Deca Technologies, Inc. Die up fully molded fan-out wafer level packaging
US10672624B2 (en) 2011-12-30 2020-06-02 Deca Technologies Inc. Method of making fully molded peripheral package on package device
CN103679108B (zh) 2012-09-10 2018-12-11 霍尼韦尔国际公司 具有多个图像传感器的光学标记读取装置
US9620413B2 (en) 2012-10-02 2017-04-11 STATS ChipPAC Pte. Ltd. Semiconductor device and method of using a standardized carrier in semiconductor packaging
US9496195B2 (en) 2012-10-02 2016-11-15 STATS ChipPAC Pte. Ltd. Semiconductor device and method of depositing encapsulant along sides and surface edge of semiconductor die in embedded WLCSP
US9704824B2 (en) 2013-01-03 2017-07-11 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming embedded wafer level chip scale packages
US9721862B2 (en) 2013-01-03 2017-08-01 STATS ChipPAC Pte. Ltd. Semiconductor device and method of using a standardized carrier to form embedded wafer level chip scale packages
US9236320B2 (en) * 2013-06-28 2016-01-12 Xintec Inc. Chip package
DE102013113191A1 (de) * 2013-11-28 2015-05-28 Osram Opto Semiconductors Gmbh Verfahren zur Herstellung optoelektronischer Bauelemente für die Kapselung von Schichten
US9379041B2 (en) 2013-12-11 2016-06-28 Taiwan Semiconductor Manufacturing Company, Ltd. Fan out package structure
US9263302B2 (en) 2014-02-21 2016-02-16 Taiwan Semiconductor Manufacturing Company, Ltd. Via structure for packaging and a method of forming
US9230936B2 (en) * 2014-03-04 2016-01-05 Qualcomm Incorporated Integrated device comprising high density interconnects and redistribution layers
US9318429B2 (en) 2014-03-31 2016-04-19 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated structure in wafer level package
DE102016103324A1 (de) * 2016-02-25 2017-08-31 Osram Opto Semiconductors Gmbh Videowand-Modul und Verfahren zum Herstellen eines Videowand-Moduls
US9899342B2 (en) * 2016-03-15 2018-02-20 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated fan-out package, redistribution circuit structure, and method of fabricating the same
DE102017126028B4 (de) 2017-06-30 2020-12-10 Taiwan Semiconductor Manufacturing Co., Ltd. Gehäuse und Herstellungsverfahren mit einem Trennfilm als Isolierfilm
US10170341B1 (en) * 2017-06-30 2019-01-01 Taiwan Semiconductor Manufacturing Company, Ltd. Release film as isolation film in package
TWI655697B (zh) * 2017-07-26 2019-04-01 台星科股份有限公司 晶圓級尺寸封裝結構保護的電極層後製作的封裝方法
EP3557608A1 (en) * 2018-04-19 2019-10-23 AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Packaged integrated circuit with interposing functionality and method for manufacturing such a packaged integrated circuit
US11056453B2 (en) 2019-06-18 2021-07-06 Deca Technologies Usa, Inc. Stackable fully molded semiconductor structure with vertical interconnects
CN111430313A (zh) * 2020-05-11 2020-07-17 上海天马微电子有限公司 半导体封装及其制作方法
CN113707566A (zh) * 2021-08-16 2021-11-26 矽磐微电子(重庆)有限公司 半导体结构的制造方法及半导体结构

Family Cites Families (60)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5111278A (en) * 1991-03-27 1992-05-05 Eichelberger Charles W Three-dimensional multichip module systems
US6400573B1 (en) * 1993-02-09 2002-06-04 Texas Instruments Incorporated Multi-chip integrated circuit module
US20010018800A1 (en) * 1999-09-17 2001-09-06 George Tzanavaras Method for forming interconnects
US6154366A (en) * 1999-11-23 2000-11-28 Intel Corporation Structures and processes for fabricating moisture resistant chip-on-flex packages
US6710454B1 (en) * 2000-02-16 2004-03-23 Micron Technology, Inc. Adhesive layer for an electronic apparatus having multiple semiconductor devices
EP1818975A3 (en) * 2000-02-25 2010-09-29 Ibiden Co., Ltd. Multilayer printed circuit board and multilayer printed circuit board manufacturing method
JP3772066B2 (ja) * 2000-03-09 2006-05-10 沖電気工業株式会社 半導体装置
SG99939A1 (en) * 2000-08-11 2003-11-27 Casio Computer Co Ltd Semiconductor device
US6423570B1 (en) * 2000-10-18 2002-07-23 Intel Corporation Method to protect an encapsulated die package during back grinding with a solder metallization layer and devices formed thereby
TW511405B (en) * 2000-12-27 2002-11-21 Matsushita Electric Ind Co Ltd Device built-in module and manufacturing method thereof
TW517361B (en) * 2001-12-31 2003-01-11 Megic Corp Chip package structure and its manufacture process
US6841413B2 (en) * 2002-01-07 2005-01-11 Intel Corporation Thinned die integrated circuit package
US6709897B2 (en) * 2002-01-15 2004-03-23 Unimicron Technology Corp. Method of forming IC package having upward-facing chip cavity
TW557521B (en) * 2002-01-16 2003-10-11 Via Tech Inc Integrated circuit package and its manufacturing process
TW577160B (en) * 2002-02-04 2004-02-21 Casio Computer Co Ltd Semiconductor device and manufacturing method thereof
US6680529B2 (en) * 2002-02-15 2004-01-20 Advanced Semiconductor Engineering, Inc. Semiconductor build-up package
TW550800B (en) * 2002-05-27 2003-09-01 Via Tech Inc Integrated circuit package without solder mask and method for the same
US6972964B2 (en) * 2002-06-27 2005-12-06 Via Technologies Inc. Module board having embedded chips and components and method of forming the same
TW554500B (en) * 2002-07-09 2003-09-21 Via Tech Inc Flip-chip package structure and the processing method thereof
US6800930B2 (en) * 2002-07-31 2004-10-05 Micron Technology, Inc. Semiconductor dice having back side redistribution layer accessed using through-silicon vias, and assemblies
WO2004015771A2 (en) * 2002-08-09 2004-02-19 Casio Computer Co., Ltd. Semiconductor device and method of manufacturing the same
JP2004140037A (ja) * 2002-10-15 2004-05-13 Oki Electric Ind Co Ltd 半導体装置、及びその製造方法
US6872589B2 (en) * 2003-02-06 2005-03-29 Kulicke & Soffa Investments, Inc. High density chip level package for the packaging of integrated circuits and method to manufacture same
JP3891123B2 (ja) * 2003-02-06 2007-03-14 セイコーエプソン株式会社 半導体装置、電子デバイス、電子機器、及び半導体装置の製造方法
JP4016340B2 (ja) * 2003-06-13 2007-12-05 ソニー株式会社 半導体装置及びその実装構造、並びにその製造方法
TWI221327B (en) * 2003-08-08 2004-09-21 Via Tech Inc Multi-chip package and process for forming the same
US7459781B2 (en) * 2003-12-03 2008-12-02 Wen-Kun Yang Fan out type wafer level package structure and method of the same
US7514767B2 (en) * 2003-12-03 2009-04-07 Advanced Chip Engineering Technology Inc. Fan out type wafer level package structure and method of the same
TWI225670B (en) * 2003-12-09 2004-12-21 Advanced Semiconductor Eng Packaging method of multi-chip module
JP4271590B2 (ja) * 2004-01-20 2009-06-03 新光電気工業株式会社 半導体装置及びその製造方法
JP2005332896A (ja) * 2004-05-19 2005-12-02 Oki Electric Ind Co Ltd 半導体装置、チップサイズパッケージ、半導体装置の製造方法、及びチップサイズパッケージの製造方法
US7444735B2 (en) * 2004-06-15 2008-11-04 Chartered Semiconductor Manufacturing Ltd. Process for manufacturing an integrated circuit system
TWI237885B (en) * 2004-10-22 2005-08-11 Phoenix Prec Technology Corp Semiconductor device having carrier embedded with chip and method for fabricating the same
US7238602B2 (en) * 2004-10-26 2007-07-03 Advanced Chip Engineering Technology Inc. Chip-size package structure and method of the same
US7547969B2 (en) * 2004-10-29 2009-06-16 Megica Corporation Semiconductor chip with passivation layer comprising metal interconnect and contact pads
US7253528B2 (en) * 2005-02-01 2007-08-07 Avago Technologies General Ip Pte. Ltd. Trace design to minimize electromigration damage to solder bumps
US7973398B2 (en) * 2005-05-12 2011-07-05 Unimicron Technology Corp. Embedded chip package structure with chip support protruding section
TW200642015A (en) * 2005-05-25 2006-12-01 Siliconware Precision Industries Co Ltd Sensor semiconductor device and fabrication method thereof
JP4395775B2 (ja) * 2005-10-05 2010-01-13 ソニー株式会社 半導体装置及びその製造方法
US7397121B2 (en) * 2005-10-28 2008-07-08 Megica Corporation Semiconductor chip with post-passivation scheme formed over passivation layer
TWI279897B (en) * 2005-12-23 2007-04-21 Phoenix Prec Technology Corp Embedded semiconductor chip structure and method for fabricating the same
TWI310968B (en) * 2006-02-09 2009-06-11 Phoenix Prec Technology Corp Electrically connecting structure of circuit board with semiconductor chip embedded therein
TWI301663B (en) * 2006-08-02 2008-10-01 Phoenix Prec Technology Corp Circuit board structure with embedded semiconductor chip and fabrication method thereof
US7588951B2 (en) * 2006-11-17 2009-09-15 Freescale Semiconductor, Inc. Method of packaging a semiconductor device and a prefabricated connector
US7453148B2 (en) * 2006-12-20 2008-11-18 Advanced Chip Engineering Technology Inc. Structure of dielectric layers in built-up layers of wafer level package
CN101236943B (zh) * 2007-02-01 2010-04-21 日月光半导体制造股份有限公司 内埋芯片的散热型无芯板薄型基板及其制造方法
US20080191297A1 (en) * 2007-02-12 2008-08-14 Advanced Chip Engineering Technology Inc. Wafer level image sensor package with die receiving cavity and method of the same
US20080217761A1 (en) * 2007-03-08 2008-09-11 Advanced Chip Engineering Technology Inc. Structure of semiconductor device package and method of the same
TWI351743B (en) * 2007-03-09 2011-11-01 Unimicron Technology Corp Chip carrier structure having semiconductor chip e
US7830000B2 (en) * 2007-06-25 2010-11-09 Epic Technologies, Inc. Integrated thermal structures and fabrication methods thereof facilitating implementing a cell phone or other electronic system
KR100905785B1 (ko) * 2007-07-27 2009-07-02 주식회사 하이닉스반도체 반도체 패키지, 이를 갖는 적층 웨이퍼 레벨 패키지 및적층 웨이퍼 레벨 패키지의 제조 방법
US7834464B2 (en) * 2007-10-09 2010-11-16 Infineon Technologies Ag Semiconductor chip package, semiconductor chip assembly, and method for fabricating a device
TWI345276B (en) * 2007-12-20 2011-07-11 Chipmos Technologies Inc Dice rearrangement package structure using layout process to form a compliant configuration
TWI368304B (en) * 2007-12-28 2012-07-11 Unimicron Technology Corp Package substrate having embedded semiconductor element and fabrication method thereof
TW200930173A (en) * 2007-12-31 2009-07-01 Phoenix Prec Technology Corp Package substrate having embedded semiconductor element and fabrication method thereof
US8084302B2 (en) * 2008-03-07 2011-12-27 Stats Chippac, Ltd. Semiconductor package having semiconductor die with internal vertical interconnect structure and method therefor
US8659154B2 (en) * 2008-03-14 2014-02-25 Infineon Technologies Ag Semiconductor device including adhesive covered element
KR101517598B1 (ko) * 2008-07-21 2015-05-06 삼성전자주식회사 반도체 장치 및 그 제조 방법
US8129835B2 (en) * 2009-09-04 2012-03-06 Unimicron Technology Corp. Package substrate having semiconductor component embedded therein and fabrication method thereof
TWI501376B (zh) * 2009-10-07 2015-09-21 Xintec Inc 晶片封裝體及其製造方法

Cited By (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9406581B2 (en) 2011-10-11 2016-08-02 Taiwan Semiconductor Manufacturing Company, Ltd. Methods of packaging semiconductor devices and structures thereof
CN103050447A (zh) * 2011-10-11 2013-04-17 台湾积体电路制造股份有限公司 半导体器件的封装方法及其结构
US10163711B2 (en) 2011-10-11 2018-12-25 Taiwan Semiconductor Manufacturing Company Methods of packaging semiconductor devices including placing semiconductor devices into die caves
US10964594B2 (en) 2011-10-11 2021-03-30 Taiwan Semiconductor Manufacturing Company. Methods of packaging semiconductor devices including placing semiconductor devices into die caves
US9673098B2 (en) 2011-10-11 2017-06-06 Taiwan Semiconductor Manufacturing Company, Ltd. Methods of packaging semiconductor devices and structures thereof
CN102522342A (zh) * 2011-12-27 2012-06-27 日月光半导体制造股份有限公司 半导体结构及其制造方法
CN104733402A (zh) * 2013-12-19 2015-06-24 矽品精密工业股份有限公司 半导体封装结构及其制法
CN103745937B (zh) * 2014-02-08 2016-06-01 华进半导体封装先导技术研发中心有限公司 扇出型圆片级封装的制作工艺
CN103745937A (zh) * 2014-02-08 2014-04-23 华进半导体封装先导技术研发中心有限公司 扇出型圆片级封装的制作工艺
CN106233460A (zh) * 2014-03-10 2016-12-14 德卡技术股份有限公司 包括加厚的再分布层的半导体器件及其制造方法
CN105390471A (zh) * 2015-11-06 2016-03-09 南通富士通微电子股份有限公司 扇出晶圆级封装结构
CN105304507A (zh) * 2015-11-06 2016-02-03 南通富士通微电子股份有限公司 扇出晶圆级封装方法
CN105390471B (zh) * 2015-11-06 2018-06-12 通富微电子股份有限公司 扇出晶圆级封装结构
CN105304507B (zh) * 2015-11-06 2018-07-31 通富微电子股份有限公司 扇出晶圆级封装方法
CN106971988A (zh) * 2015-12-11 2017-07-21 爱思开海力士有限公司 晶圆级封装件及其制造方法
TWI692842B (zh) * 2015-12-11 2020-05-01 南韓商愛思開海力士有限公司 半導體、封裝件、晶圓級封裝件以及其製造方法
CN106971988B (zh) * 2015-12-11 2019-11-08 爱思开海力士有限公司 晶圆级封装件及其制造方法
CN114551258A (zh) * 2022-02-21 2022-05-27 江苏卓胜微电子股份有限公司 扇出型晶圆级封装方法及封装结构
CN114551257A (zh) * 2022-02-21 2022-05-27 江苏卓胜微电子股份有限公司 扇出型晶圆级封装方法及封装结构
CN114551257B (zh) * 2022-02-21 2023-09-22 江苏卓胜微电子股份有限公司 扇出型晶圆级封装方法及封装结构

Also Published As

Publication number Publication date
TWI528514B (zh) 2016-04-01
US8633582B2 (en) 2014-01-21
CN101996958B (zh) 2012-08-15
US20110042796A1 (en) 2011-02-24
TW201108366A (en) 2011-03-01

Similar Documents

Publication Publication Date Title
CN101996958B (zh) 芯片封装体及其制造方法
CN102034799B (zh) 芯片封装体及其制造方法
US8310050B2 (en) Electronic device package and fabrication method thereof
CN102201383B (zh) 电子元件封装体及其制造方法
CN102034778B (zh) 芯片封装体及其制造方法
US8716109B2 (en) Chip package and fabrication method thereof
US10109559B2 (en) Electronic device package and fabrication method thereof
US8502393B2 (en) Chip package and method for forming the same
US8541877B2 (en) Electronic device package and method for fabricating the same
CN103681537A (zh) 晶片封装体及其形成方法
CN102774805B (zh) 晶片封装体及其形成方法
CN105097744A (zh) 晶片封装体及其制造方法
CN102082131B (zh) 晶片封装体及其制造方法
CN104979426A (zh) 晶片封装体的制造方法
CN103426838A (zh) 晶片封装体及其形成方法
CN102148221B (zh) 电子元件封装体及其制造方法
CN107369695A (zh) 晶片封装体与其制造方法
US20150325551A1 (en) Chip package and method for forming the same
TWI470708B (zh) 電子元件封裝體及其製作方法
US10777461B2 (en) Method for manufacturing a chip package
KR20210007870A (ko) 반도체 장치 및 반도체 장치의 제조 방법

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant