CN101960934A - 多层印刷配线基板 - Google Patents
多层印刷配线基板 Download PDFInfo
- Publication number
- CN101960934A CN101960934A CN2009801066925A CN200980106692A CN101960934A CN 101960934 A CN101960934 A CN 101960934A CN 2009801066925 A CN2009801066925 A CN 2009801066925A CN 200980106692 A CN200980106692 A CN 200980106692A CN 101960934 A CN101960934 A CN 101960934A
- Authority
- CN
- China
- Prior art keywords
- distribution
- via hole
- power supply
- ground connection
- wiring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/0218—Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
- H05K1/0219—Printed shielding conductors for shielding around or between signal conductors, e.g. coplanar or coaxial printed shielding conductors
- H05K1/0222—Printed shielding conductors for shielding around or between signal conductors, e.g. coplanar or coaxial printed shielding conductors for shielding around a single via or around a group of vias, e.g. coaxial vias or vias surrounded by a grounded via fence
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0237—High frequency adaptations
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09218—Conductive traces
- H05K2201/09236—Parallel layout
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/0929—Conductive planes
- H05K2201/09309—Core having two or more power planes; Capacitive laminate of two power planes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/0929—Conductive planes
- H05K2201/09336—Signal conductors in same plane as power plane
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09609—Via grid, i.e. two-dimensional array of vias or holes in a single plane
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09618—Via fence, i.e. one-dimensional array of vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09636—Details of adjacent, not connected vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09718—Clearance holes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10431—Details of mounted components
- H05K2201/10507—Involving several components
- H05K2201/10545—Related components mounted on both sides of the PCB
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10689—Leaded Integrated Circuit [IC] package, e.g. dual-in-line [DIL]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/429—Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers
Landscapes
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Structure Of Printed Boards (AREA)
Abstract
Description
Claims (3)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008086209 | 2008-03-28 | ||
JP2008-086209 | 2008-03-28 | ||
PCT/JP2009/055789 WO2009119562A1 (ja) | 2008-03-28 | 2009-03-24 | 多層プリント配線基板 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101960934A true CN101960934A (zh) | 2011-01-26 |
CN101960934B CN101960934B (zh) | 2013-01-23 |
Family
ID=41113754
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200980106692.5A Expired - Fee Related CN101960934B (zh) | 2008-03-28 | 2009-03-24 | 多层印刷配线基板 |
Country Status (4)
Country | Link |
---|---|
US (1) | US8304667B2 (zh) |
JP (1) | JP5201206B2 (zh) |
CN (1) | CN101960934B (zh) |
WO (1) | WO2009119562A1 (zh) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104103627A (zh) * | 2013-04-09 | 2014-10-15 | 瑞萨电子株式会社 | 半导体器件以及互连基板 |
CN109524368A (zh) * | 2017-09-19 | 2019-03-26 | 东芝存储器株式会社 | 半导体装置 |
CN112601341A (zh) * | 2020-11-03 | 2021-04-02 | 苏州浪潮智能科技有限公司 | 一种根据t拓扑走线阻抗平衡过孔不等长的方法、pcb板 |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW201223347A (en) * | 2010-11-23 | 2012-06-01 | Hon Hai Prec Ind Co Ltd | Printed circuit board with compound-via |
US8654541B2 (en) * | 2011-03-24 | 2014-02-18 | Toyota Motor Engineering & Manufacturing North America, Inc. | Three-dimensional power electronics packages |
US20130021739A1 (en) * | 2011-07-20 | 2013-01-24 | International Business Machines Corporation | Multi-layer Printed Circuit Board With Power Plane Islands To Isolate Noise Coupling |
JP6452270B2 (ja) * | 2012-04-19 | 2019-01-16 | キヤノン株式会社 | プリント回路板および電子機器 |
KR20150115449A (ko) * | 2014-04-04 | 2015-10-14 | 삼성전자주식회사 | 노이즈 신호의 분산 방법 및 전자 장치 |
US9276549B1 (en) * | 2014-09-12 | 2016-03-01 | ScienBiziP Consulting(Shenzhen)Co., Ltd. | Via system of printed circuit board and method of making same |
JP6419022B2 (ja) * | 2015-05-18 | 2018-11-07 | 京セラ株式会社 | 高周波回路モジュール |
US10477672B2 (en) * | 2018-01-29 | 2019-11-12 | Hewlett Packard Enterprise Development Lp | Single ended vias with shared voids |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000208939A (ja) | 1999-01-18 | 2000-07-28 | Murata Mfg Co Ltd | 多層配線基板およびそれを用いた電子装置 |
JP3855549B2 (ja) | 1999-08-23 | 2006-12-13 | 富士ゼロックス株式会社 | プリント配線基板 |
US6937480B2 (en) * | 2001-05-14 | 2005-08-30 | Fuji Xerox Co., Ltd. | Printed wiring board |
JP2003163467A (ja) * | 2001-05-14 | 2003-06-06 | Fuji Xerox Co Ltd | プリント配線基板及びプリント配線基板設計支援装置 |
JP2002353588A (ja) * | 2001-05-29 | 2002-12-06 | Mitsubishi Electric Corp | 配線基板及び配線基板の製造方法 |
JP2003031945A (ja) | 2001-07-19 | 2003-01-31 | Hitachi Ltd | 配線基板、配線基板の製造方法、および、電気回路装置 |
JP2005064028A (ja) | 2003-08-12 | 2005-03-10 | Ngk Spark Plug Co Ltd | 配線基板 |
JP4430976B2 (ja) * | 2004-05-10 | 2010-03-10 | 富士通株式会社 | 配線基板及びその製造方法 |
SG135065A1 (en) * | 2006-02-20 | 2007-09-28 | Micron Technology Inc | Conductive vias having two or more elements for providing communication between traces in different substrate planes, semiconductor device assemblies including such vias, and accompanying methods |
US7239527B1 (en) * | 2004-12-08 | 2007-07-03 | Force 10 Networks, Inc. | Backplane with power plane having a digital ground structure in signal regions |
JP4047351B2 (ja) * | 2005-12-12 | 2008-02-13 | キヤノン株式会社 | 多層プリント回路板 |
JP2007250645A (ja) * | 2006-03-14 | 2007-09-27 | Daikin Ind Ltd | 基板及び装置 |
KR20090096174A (ko) * | 2008-03-07 | 2009-09-10 | 주식회사 하이닉스반도체 | 회로 기판 및 이를 이용한 반도체 패키지 |
-
2009
- 2009-03-24 CN CN200980106692.5A patent/CN101960934B/zh not_active Expired - Fee Related
- 2009-03-24 JP JP2010505662A patent/JP5201206B2/ja not_active Expired - Fee Related
- 2009-03-24 US US12/920,426 patent/US8304667B2/en not_active Expired - Fee Related
- 2009-03-24 WO PCT/JP2009/055789 patent/WO2009119562A1/ja active Application Filing
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104103627A (zh) * | 2013-04-09 | 2014-10-15 | 瑞萨电子株式会社 | 半导体器件以及互连基板 |
CN104103627B (zh) * | 2013-04-09 | 2018-04-10 | 瑞萨电子株式会社 | 半导体器件以及互连基板 |
CN109524368A (zh) * | 2017-09-19 | 2019-03-26 | 东芝存储器株式会社 | 半导体装置 |
CN112601341A (zh) * | 2020-11-03 | 2021-04-02 | 苏州浪潮智能科技有限公司 | 一种根据t拓扑走线阻抗平衡过孔不等长的方法、pcb板 |
CN112601341B (zh) * | 2020-11-03 | 2022-02-18 | 苏州浪潮智能科技有限公司 | 一种根据t拓扑走线阻抗平衡过孔不等长的方法 |
Also Published As
Publication number | Publication date |
---|---|
WO2009119562A1 (ja) | 2009-10-01 |
JP5201206B2 (ja) | 2013-06-05 |
US20110011637A1 (en) | 2011-01-20 |
CN101960934B (zh) | 2013-01-23 |
JPWO2009119562A1 (ja) | 2011-07-21 |
US8304667B2 (en) | 2012-11-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101960934B (zh) | 多层印刷配线基板 | |
US7435912B1 (en) | Tailoring via impedance on a circuit board | |
JP5194440B2 (ja) | プリント配線基板 | |
JP4930590B2 (ja) | 多層基板 | |
US8085112B2 (en) | Broadband transition from a via interconnection to a planar transmission line in a multilayer substrate | |
CN103369817B (zh) | 印刷电路板 | |
US8063316B2 (en) | Split wave compensation for open stubs | |
US7271348B1 (en) | Providing decoupling capacitors in a circuit board | |
US20110100694A1 (en) | Ground termination with dampened resonance | |
US10170861B2 (en) | Connector with capacitive crosstalk compensation to reduce alien crosstalk | |
CN103379737B (zh) | 印刷电路板 | |
US6980063B2 (en) | Transmission line parasitic element discontinuity cancellation | |
CN104937767A (zh) | 印刷线路板、电子器件和线路连接方法 | |
JP5609329B2 (ja) | プリント基板 | |
US7667980B2 (en) | Printed circuit boards for countering signal distortion | |
US11057987B2 (en) | Asymmetric dual bend skew compensation for reducing differential mode to common mode conversion | |
US20080087460A1 (en) | Apparatus and method for a printed circuit board that reduces capacitance loading of through-holes | |
US7061771B2 (en) | Mechanism to cross high-speed differential pairs | |
US7307492B2 (en) | Design, layout and method of manufacture for a circuit that taps a differential signal | |
JP2001267701A (ja) | プリント基板 | |
JP5472305B2 (ja) | 給電線構造及びそれを用いた回路基板、emiノイズ低減方法 | |
US20190045626A1 (en) | Impedance matching structure of transmission line in multilayer circuit board | |
US8669830B2 (en) | Method and device for routing over a void for high speed signal routing in electronic systems | |
JPH11307986A (ja) | 疑似大地化方法及び装置 | |
US20020185310A1 (en) | Printed circuit board with resistive material for absorbing spurious modes |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: LENOVO INNOVATION CO., LTD. (HONGKONG) Free format text: FORMER OWNER: NEC CORP. Effective date: 20141126 |
|
C41 | Transfer of patent application or patent right or utility model | ||
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; TO: HONG KONG, CHINA |
|
TR01 | Transfer of patent right |
Effective date of registration: 20141126 Address after: Hongkong, China Patentee after: LENOVO INNOVATIONS Co.,Ltd.(HONG KONG) Address before: Tokyo, Japan Patentee before: NEC Corp. |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130123 Termination date: 20180324 |
|
CF01 | Termination of patent right due to non-payment of annual fee |