CN101546803A - 光学半导体器件 - Google Patents

光学半导体器件 Download PDF

Info

Publication number
CN101546803A
CN101546803A CN200910134760A CN200910134760A CN101546803A CN 101546803 A CN101546803 A CN 101546803A CN 200910134760 A CN200910134760 A CN 200910134760A CN 200910134760 A CN200910134760 A CN 200910134760A CN 101546803 A CN101546803 A CN 101546803A
Authority
CN
China
Prior art keywords
lead frame
coating
silver
semiconductor device
alloy coating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN200910134760A
Other languages
English (en)
Other versions
CN101546803B (zh
Inventor
友广秀和
藤井雅行
佐藤典生
山田智行
草野富雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Publication of CN101546803A publication Critical patent/CN101546803A/zh
Application granted granted Critical
Publication of CN101546803B publication Critical patent/CN101546803B/zh
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49579Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H01L23/49582Metallic layers on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85439Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85463Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/85464Palladium (Pd) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01046Palladium [Pd]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12041LED

Abstract

一种光学半导体器件,包括引线框,所述引线框的特征在于:通过延伸至少一对内部引线而形成引线框的预定部分,所述一对内部引线在该对内部引线的延伸部分为平直状并且彼此平齐的状态下朝向彼此延伸,并且在该对内部引线之间具有间隙,所述预定部分将被所述半导体发光器件的封装所包围;所述半导体发光器件将被安装在预定位置以跨过所述延伸部分;所述封装包括由透明树脂制成的盖和由绝缘树脂制成的基座,所述盖与所述预定位置接触;所述引线框主体的与所述基座接触的部分包括最外层涂层是金或金合金涂层的部分以及最外层涂层是银或银合金涂层的另一部分;以及所述预定部分的与所述盖接触的最外层金属涂层是银或银合金涂层。

Description

光学半导体器件
本申请是申请人松下电器产业株式会社于2004年1月13日提出的申请号为200480002194.3、发明名称为“半导体器件的引线框”的发明专利申请的分案申请。
技术领域
本发明涉及光学半导体器件以及半导体器件的引线框,尤其涉及改善引线框的光反射率的技术。
背景技术
传统上,金银合金薄镀层形成在半导体器件的引线框的最外层,以保证高的耐腐蚀性。这种技术的例子在未审查日本专利申请出版物No.H11-008341中被公开。
图6是上述文件中所描述的引线框的结构的示意图。在图中,以镍镀层902、钯镀层903、金银合金薄镀层904这样的顺序向引线框主体901涂敷这些镀层,由此形成引线框900。根据该文件,具有这种结构的引线框900在盐水喷雾试验中表现出优良的耐腐蚀性。
然而,尽管这种结构确实具有高的耐腐蚀性,然而,它的光反射率却较低。在诸如LED等半导体发光元件被安装到引线框以形成半导体发光器件时,尤其会出现上述情况,使得引线框不能充分地反射发光元件的后光,从而损害了整个器件的发光效率。
发明内容
在考虑到以上问题的基础上提出本发明,旨在提供一种光反射率得到提高的用于半导体器件的引线框。本发明尤其旨在提供一种用于半导体发光器件的引线框以及包括所述引线框的光学半导体器件。
本发明的光学半导体器件,包括:引线框主体;以及多个金属涂层,所述多个金属涂层被涂敷到引线框主体上,和用于半导体发光器件的引线框,其中:所述引线框的特征在于:通过延伸至少一对内部引线而形成引线框的预定部分,所述一对内部引线在该对内部引线的延伸部分为平直状并且彼此平齐的状态下朝向彼此延伸,并且在该对内部引线之间具有间隙,所述预定部分将被所述半导体发光器件的封装所包围;所述半导体发光器件将被安装在预定位置以跨过所述延伸部分;所述封装包括由透明树脂制成的盖和由绝缘树脂制成的基座,所述盖与所述预定位置接触;所述引线框主体的与所述基座接触的部分包括最外层涂层是金或金合金涂层的部分以及最外层涂层是银或银合金涂层的另一部分;以及所述预定部分的与所述盖接触的最外层金属涂层是银或银合金涂层。
另外提出一种半导体发光器件的引线框,其中,所述引线框包括:引线框主体;以及多个金属涂层,这些金属涂层被涂敷到引线框主体上,所述引线框的特征在于:通过延伸一对内部引线而形成引线框的预定部分,所述一对内部引线在该对内部引线的延伸部分为平直状并且彼此平齐的状态下朝向彼此延伸,其间具有间隙,所述预定部分将被半导体发光器件的封装所包围;以及多个金属涂层包括银或银合金涂层,所述银或银合金涂层是一对内部引线的最外层金属涂层。
这里,银或银合金涂层可以具有0.1μm或更大的厚度。
这里,作为封装的一部分的基座可以插至引线框,预定部分的一部分被基座包围。
根据这些结构,银或银合金涂层使被封装包围的预定部分具有优良的引线接合效率以及光反射率。
这样,引线框在预定部分中具有高的光反射率。由此,当被用在半导体发光器件中时,引线框有效地反射半导体发光元件的后光,这样能够提高整个器件的发光效率。
这里,多个金属涂层还可以包括金或金合金涂层、镍或镍合金涂层和钯或钯合金涂层,其中,镍或镍合金涂层、钯或钯合金涂层、金或金合金涂层以及银或银合金涂层依次被涂敷,其中,镍或镍合金涂层和钯或钯合金涂层大体上覆盖整个引线框主体。
根据该结构,钯或钯合金涂层具有高的高温稳定性,这使得引线框适于高温无铅焊接。
这里,所述多个金属涂层还可以包括金或金合金涂层,其中,银或银合金涂层大体上覆盖整个引线框主体,其中,金或金合金涂层只在除预定部分之外的引线框部分中被涂敷在银或银合金涂层上。
根据该结构,金或金合金涂层局部地覆盖引线框主体,而银或银合金涂层覆盖整个引线框主体。这样简化了引线框的制造过程。
这里,多个金属涂层可以进一步包括镍或镍合金涂层和钯或钯合金涂层,其中,镍或镍合金涂层、钯或钯合金涂层、银或银合金涂层以及金或金合金涂层依次被涂敷,其中,镍或镍合金涂层和钯或钯合金涂层大体上覆盖整个引线框主体。
根据该结构,钯或钯合金涂层具有高的高温稳定性,这使得引线框适于高温无铅焊接。
这里,银或银合金涂层可以在除了用基座包围的部分的至少一部分以外被涂敷。
根据该结构,引线框与形成封装的树脂之间的粘接在预定部分中的没有银或银涂层的区域中较强。这样保持封装的密封性,并且提高在预定部分中的耐腐蚀性。
这里,半导体发光元件可以被安装到引线框上,以形成半导体发光器件。
根据该结构,使用在预定部分中具有优良光反射率的引线框形成半导体发光器件。这样能够有效地反射半导体发光元件的后光,从而对整个器件的高发光效率作出贡献。
附图说明
图1是本发明实施例所涉及的引线框的顶视图。
图2是图1所示引线框的镀层结构的示意图。
图3是形成封装之后引线框的透视图。
图4是使用引线框的半导体发光器件的剖视图的示意图。
图5是用于比较引线框的反射率的曲线图。
图6是传统的引线框的镀层结构的示意图。
具体实施方式
以下将参考附图详细描述本发明的实施例。
(引线框的图案)
图1是本发明实施例所涉及的引线框的顶视图。
在图中,通过冲压或蚀刻引线框主体使其形成图示的图案,然后如后面所述的那样对引线框主体进行镀敷,从而形成引线框100。例如,引线框主体是铁合金或铜合金的薄板。
在虚线框所示的每个区域中提供用于包围引线框100的一部分并且用于容纳诸如半导体发光元件等半导体元件的封装。所述封装包括基座和盖。所述基座具有用于安装半导体发光元件的凹陷。盖密封用于安装半导体发光元件的凹陷。
在该说明书中,在虚线框所示的每个区域内的一部分引线框100,即,用封装包围的一部分引线框100,被称为内部部分,而在封装外部的一部分引线框100被称为外部部分。所述内部部分包括内部引线。在图1中,附图标记101a、101b、101c、101d、101e、101f、101g和101h表示内部引线。从附图中可以了解,成对内部引线101a和101b被间隙分隔开并且沿着朝向彼此的方向延伸。成对内部引线101c和101d、成对内部引线101e和101f以及成对内部引线101g和101h都被间隙分隔开,并向着彼此延伸。如图所示,内部引线101a、101b、101c、101d、101e、101f、101g和101h的延伸端部被加宽。这些延伸端部用作元件安装单元(见图4)。也就是说,一个半导体发光元件将被安装到成对内部引线101a和101b的延伸端部之一上,或者跨过成对内部引线101a和101b的各个延伸端部被安装。这里,如图所示,成对引线101a和101b的上表面是平直的并且彼此平齐。相同的情况适用于成对内部引线101c和101d、成对内部引线101e和101f以及成对内部引线101g和101h。
(镀敷)
图2是是沿图1中的线A-A’取的引线框100的镀层结构的示意图。
将镍镀层102、钯镀层103和金薄镀层104依次涂敷到引线框主体101上,并进一步将银镀层105涂敷到内部部分的一部分上,而形成引线框100。
例如,镍镀层102具有0.5至2.0μm的厚度,钯镀层103具有0.005至0.07μm的厚度,金薄镀层104具有0.003至0.01μm的厚度,以及银镀层105具有0.1或更大的厚度。
这里,这些镀层可以用合金替代。也就是说,镍镀层102可以是镍合金镀层,钯镀层103可以是钯合金镀层,金薄镀层104可以是金合金薄镀层,以及银镀层105可以是银合金镀层。
在镀敷之后,封装的基座被插至虚线所示的区域。基座由白色或浅色的绝缘树脂制成,诸如聚邻苯二甲酰胺。基座具有如图所示的凹陷,并且沿向上的方向释放位于凹陷中的半导体发光元件的光。在半导体发光元件被放置在凹陷中之后,用密封透明树脂(例如环氧树脂)填充凹陷以形成盖。基座和盖一起构成封装。
应该指出的是,银镀层105只是局部地覆盖内部部件,即,用基座包围的内部部分分局部地不用银进行镀敷。
(使用引线框100的半导体器件)
图3是形成基座200之后,引线框100的透视图。
图4是使用引线框100的半导体发光器件700的剖视示意图。
通过以下步骤形成半导体发光器件700:将半导体发光元件400安装到内部部分的暴露于基座200的凹陷的部分上;使用引线500将半导体发光元件400和内部部分连接起来;然后在凹陷中装入透明树脂300以形成盖。
半导体发光元件400的光601直接向上释放,而半导体发光元件400的其他光602从内部和基座200反射,然后被释放。
本发明的发明人证实这种结构的引线框具有以下优良属性。
(光反射率)
图5是用于比较引线框的光反射率的曲线。在硫酸钡的光反射率是100时,使用可见光—紫外线分光光度计测量每个样本,即样本1(本发明的镀银引线框部分)、样本2(比较例)和样本3(传统的例子)的引线框的光反射率。
样本1具有上述结构。
将铜触击镀层、厚度为3μm的银镀层依次涂敷到作为引线框主体的铜合金薄板上,形成样本2。样本2被用作比较例,所述比较例能够通过单层银镀层而提供与本发明类似的光反射率。
样本3是传统的引线框。将厚度为1.0至1.2μm的镍镀层、厚度为0.03μm的钯镀层和厚度为0.008μm的金薄镀层依次涂敷到作为引线框主体的铜合金薄板上,从而形成样本3。
如图所示,对于波长为400至700nm的可见光,本发明的镀银引线框部分具有至少比传统例子高25%并且比比较例稍高的光反射率。
(树脂粘着性)
并且,本发明的发明人对镀钯引线框部分和形成基座的树脂的接触表面的剪切粘合强度以及树脂和镀银引线框部分的接触表面的剪切粘合强度进行了测量。结果,发明人发现,树脂与镀钯引线框部分的剪切粘合强度大于树脂和镀银引线框部分的剪切粘合强度。考虑到这一点,只在内部部分中局部地提供银镀层,即,银镀层设置在除了用基座包围的一部分区域之外的内部部分中。
结果,在内部部分的没有镀银的部分中,树脂通过金薄镀层被粘附到钯镀层上。这产生比内部部分中的镀银的部分的剪切粘合强度更大的剪切粘合强度。由于金薄镀层非常薄,因此不会显著地影响剪切粘合强度。
本发明的发明人进行了实验,在相同的条件下将样本1和2浸入红墨水中。结果,红墨水不渗入样本1中,样本1在用基座包围的区域的一部分中没有镀银,而红墨水渗入样本2中,样本2完全被银镀敷。
(其他属性)
另外,引线框的每个镀层具有以下优良的属性。
银镀层不仅实现如上所述的优良的光反射率,而且与安装在其上的半导体发光元件之间具有优良连通性,并具有高的引线接合效率。
金薄镀层具有高的热稳定性,由此能够提高外部部分的焊接效率。
钯镀层具有高的化学稳定性,由此显示出高温环境下的优良耐腐蚀性。
镍镀层用作基础镀层,并且对高引线接合效率、高无铅焊接效率、高耐腐蚀性以及与形成封装的树脂之间的高粘合强度作出贡献。
如上所述,本发明的引线框具有这样的特征结构:即,银或银合金镀层被涂敷作为内部部分的最外层涂层,以获得好的光反射率。
在上述实施例中,通过以下步骤实现所述特征结构:将镍镀层、钯镀层和金薄镀层依次大致涂敷在整个引线框主体上,并且进一步用银镀层涂敷引线框的内部部分。然而,通过以下步骤同样能够实现本发明的所述结构:用镍镀层、钯镀层和银镀层大致涂敷整个引线框主体;并进一步用金薄镀层涂敷引线框的外部部分。因此,所述引线框也被包含到本发明中。
在上述实施例中,为了简便,将涂敷到引线框主体上的每个金属镀层称为镀层。然而,本发明的金属涂敷方法不限于镀敷。例如,金属涂层可以使用已知的金属涂敷方法形成,诸如电敷、化学镀、蒸镀、溅射或扩散等方法。
这里,为了用金属涂敷所希望的区域,也可以应用诸如掩模或喷砂等传统方法。
工业应用
本发明能够应用于需要高发光效率的半导体发光器件,诸如用于在照明、指示、装饰、通信等领域中的LED器件等。

Claims (4)

1.一种光学半导体器件,包括:
引线框主体;以及
多个金属涂层,所述多个金属涂层被涂敷到引线框主体上,和
用于半导体发光器件的引线框,其中:
所述引线框的特征在于:
通过延伸至少一对内部引线而形成引线框的预定部分,所述一对内部引线在该对内部引线的延伸部分为平直状并且彼此平齐的状态下朝向彼此延伸,并且在该对内部引线之间具有间隙,所述预定部分将被所述半导体发光器件的封装所包围;
所述半导体发光器件将被安装在预定位置以跨过所述延伸部分;
所述封装包括由透明树脂制成的盖和由绝缘树脂制成的基座,所述盖与所述预定位置接触;
所述引线框主体的与所述基座接触的部分包括最外层涂层是金或金合金涂层的部分以及最外层涂层是银或银合金涂层的另一部分;以及
所述预定部分的与所述盖接触的最外层金属涂层是银或银合金涂层。
2.根据权利要求1所述的光学半导体器件,其中,所述预定部分还包括与所述一对内部引线邻近的另一对内部引线,所述另一对内部引线具有与所述一对内部引线相同的位置关系,和
半导体发光元件将被安装在每对内部引线上的预定位置处。
3.根据权利要求1所述的光学半导体器件,其中,所述多个金属涂层还包括镍或镍合金涂层和钯或钯合金涂层,以及
所述镍或镍合金涂层、钯或钯合金涂层、金或金合金涂层以及银或银合金涂层依次被涂敷,其中镍或镍合金涂层和钯或钯合金涂层大体上覆盖整个引线框主体。
4.根据权利要求1所述的光学半导体器件,其中,所述银或银合金涂层具有0.1μm或更大的厚度。
CN2009101347600A 2003-01-16 2004-01-13 光学半导体器件 Expired - Lifetime CN101546803B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2003-007988 2003-01-16
JP2003007988 2003-01-16
JP2003007988 2003-01-16

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CNB2004800021943A Division CN100499099C (zh) 2003-01-16 2004-01-13 半导体器件的引线框

Publications (2)

Publication Number Publication Date
CN101546803A true CN101546803A (zh) 2009-09-30
CN101546803B CN101546803B (zh) 2010-12-08

Family

ID=32709142

Family Applications (2)

Application Number Title Priority Date Filing Date
CN2009101347600A Expired - Lifetime CN101546803B (zh) 2003-01-16 2004-01-13 光学半导体器件
CNB2004800021943A Expired - Lifetime CN100499099C (zh) 2003-01-16 2004-01-13 半导体器件的引线框

Family Applications After (1)

Application Number Title Priority Date Filing Date
CNB2004800021943A Expired - Lifetime CN100499099C (zh) 2003-01-16 2004-01-13 半导体器件的引线框

Country Status (7)

Country Link
US (3) US7692277B2 (zh)
KR (1) KR101059361B1 (zh)
CN (2) CN101546803B (zh)
DE (1) DE112004000155B4 (zh)
MY (1) MY144642A (zh)
TW (1) TWI264105B (zh)
WO (1) WO2004064154A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101867009A (zh) * 2010-05-07 2010-10-20 厦门永红科技有限公司 一种led引线框架及其电镀方法和电镀设备

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101154801B1 (ko) * 2004-12-03 2012-07-03 엔지케이 스파크 플러그 캄파니 리미티드 세라믹 기판 및 발광 소자 수납용 세라믹 패키지
JP2006344925A (ja) * 2005-05-11 2006-12-21 Sharp Corp 発光素子搭載用フレームおよび発光装置
JP4820616B2 (ja) * 2005-10-20 2011-11-24 パナソニック株式会社 リードフレーム
JP2008091818A (ja) * 2006-10-05 2008-04-17 Matsushita Electric Ind Co Ltd 光半導体装置用リードフレームおよびこれを用いた光半導体装置、並びにこれらの製造方法
TW200834968A (en) * 2007-02-13 2008-08-16 Harvatek Corp Method of making light-emitting diode structure with high heat dissipation effect and structure made thereby
JP4834022B2 (ja) * 2007-03-27 2011-12-07 古河電気工業株式会社 可動接点部品用銀被覆材およびその製造方法
KR101485319B1 (ko) * 2008-06-30 2015-01-22 서울반도체 주식회사 발광 장치
JP2010045140A (ja) * 2008-08-11 2010-02-25 Nec Electronics Corp リードフレーム、リードフレームの製造方法及び半導体装置の製造方法
KR101509228B1 (ko) * 2008-09-17 2015-04-10 서울반도체 주식회사 내부 리드에 비해 얇은 외부 리드를 갖는 측면 발광 다이오드 패키지 및 그것을 제조하는 방법
WO2010035944A2 (ko) * 2008-09-29 2010-04-01 서울반도체 주식회사 발광 장치
KR101267718B1 (ko) * 2008-12-19 2013-05-24 후루카와 덴키 고교 가부시키가이샤 광반도체 장치용 리드 프레임 및 그 제조방법
CN102265417B (zh) * 2008-12-26 2013-10-23 古河电气工业株式会社 光半导体装置用引线框、其制造方法及光半导体装置
KR101081920B1 (ko) * 2009-07-07 2011-11-10 서울반도체 주식회사 발광 장치
EP2584621A4 (en) * 2010-06-15 2015-12-16 Furukawa Electric Co Ltd PCB FOR AN OPTICAL SEMICONDUCTOR COMPONENT, METHOD FOR PRODUCING THE PCB FOR AN OPTICAL SEMICONDUCTOR COMPONENT AND OPTICAL SEMICONDUCTOR COMPONENT
KR101802850B1 (ko) 2011-01-11 2017-11-29 해성디에스 주식회사 반도체 패키지
TW201230417A (en) * 2011-01-11 2012-07-16 Lextar Electronics Corp Leadframe, packaging cup incorporating the leadframe and light emitting diode lamp having the leadframe
JP5682341B2 (ja) * 2011-02-01 2015-03-11 日亜化学工業株式会社 発光装置及びその製造方法
US8846421B2 (en) * 2011-03-10 2014-09-30 Mds Co. Ltd. Method of manufacturing lead frame for light-emitting device package and light-emitting device package
KR101217308B1 (ko) * 2011-05-27 2012-12-31 앰코 테크놀로지 코리아 주식회사 반도체 디바이스용 리드 프레임
DE102011083691B4 (de) * 2011-09-29 2020-03-12 Osram Gmbh Optoelektronisches halbleiterbauteil
US20130098659A1 (en) * 2011-10-25 2013-04-25 Yiu Fai KWAN Pre-plated lead frame for copper wire bonding
TWI483437B (zh) * 2012-03-27 2015-05-01 Lextar Electronics Corp 發光二極體封裝體及其製造方法
TWI447961B (zh) * 2012-04-16 2014-08-01 Lextar Electronics Corp 發光二極體封裝體
CN102956795A (zh) * 2012-07-17 2013-03-06 孙百贵 一种top led金属支架及其制造方法
CN102903823A (zh) * 2012-07-17 2013-01-30 孙百贵 新型top led金属支架及其制造方法
KR101802851B1 (ko) 2013-03-11 2017-11-29 해성디에스 주식회사 리드 프레임, 이를 포함하는 반도체 패키지, 및 리드 프레임의 제조 방법
KR101511032B1 (ko) * 2013-09-25 2015-04-10 앰코 테크놀로지 코리아 주식회사 Led 패키지 제조용 리드프레임을 이용한 led 패키지
DE102014101154A1 (de) * 2014-01-30 2015-07-30 Osram Opto Semiconductors Gmbh Optoelektronische Anordnung
DE102014101155A1 (de) * 2014-01-30 2015-07-30 Osram Opto Semiconductors Gmbh Optoelektronisches Bauelement
CN110265376A (zh) 2018-03-12 2019-09-20 意法半导体股份有限公司 引线框架表面精整
US11735512B2 (en) 2018-12-31 2023-08-22 Stmicroelectronics International N.V. Leadframe with a metal oxide coating and method of forming the same

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6178150A (ja) 1984-09-25 1986-04-21 Sumitomo Electric Ind Ltd 樹脂封止型半導体装置用リ−ドフレ−ム
JPS61148883A (ja) 1984-12-22 1986-07-07 Toshiba Corp 光半導体装置用リ−ドフレ−ム
JP2596542B2 (ja) 1986-05-12 1997-04-02 株式会社日立製作所 リードフレームおよびそれを用いた半導体装置
JPH01305551A (ja) 1988-06-03 1989-12-08 Kobe Steel Ltd 半導体装置用リードフレームおよび半導体装置
US4979017A (en) * 1989-02-23 1990-12-18 Adam Mii Semiconductor element string structure
US5227662A (en) 1990-05-24 1993-07-13 Nippon Steel Corporation Composite lead frame and semiconductor device using the same
US5384155A (en) * 1992-06-04 1995-01-24 Texas Instruments Incorporated Silver spot/palladium plate lead frame finish
JP2989406B2 (ja) * 1993-01-29 1999-12-13 シャープ株式会社 半導体装置用プリプレーテッドフレーム及びその製造方法
JPH0714962A (ja) * 1993-04-28 1995-01-17 Mitsubishi Shindoh Co Ltd リードフレーム材およびリードフレーム
JP3127195B2 (ja) * 1994-12-06 2001-01-22 シャープ株式会社 発光デバイスおよびその製造方法
JPH10150223A (ja) * 1996-11-15 1998-06-02 Rohm Co Ltd チップ型発光素子
KR100231828B1 (ko) * 1997-02-20 1999-12-01 유무성 다층 도금 리드프레임
TW448204B (en) 1997-04-09 2001-08-01 Jeng Wu Shuen A method for catalytic depolymerization of polyethylene terephthalate
JPH118341A (ja) * 1997-06-18 1999-01-12 Mitsui High Tec Inc 半導体装置用リードフレーム
JP3908383B2 (ja) * 1998-05-29 2007-04-25 ローム株式会社 半導体装置
DE19850526C2 (de) 1998-11-03 2002-11-28 Heraeus Gmbh W C Substrat mit metallischer Beschichtung und seine Verwendung
PT1047523E (pt) * 1998-06-10 2002-06-28 Heraeus Gmbh W C Metodo para a producao de um substrato isento de chumbo
DE19829197C2 (de) * 1998-06-30 2002-06-20 Siemens Ag Strahlungsaussendendes und/oder -empfangendes Bauelement
JP2002335012A (ja) 1999-02-25 2002-11-22 Nichia Chem Ind Ltd 発光ダイオード及びそれを用いたドットマトリックスディスプレイ
US6593643B1 (en) 1999-04-08 2003-07-15 Shinko Electric Industries Co., Ltd. Semiconductor device lead frame
JP2001127229A (ja) 1999-11-01 2001-05-11 Nec Corp リードフレーム及びそのリードフレームを用いた樹脂封止型半導体装置
JP4432275B2 (ja) * 2000-07-13 2010-03-17 パナソニック電工株式会社 光源装置
JP2002076229A (ja) * 2000-07-13 2002-03-15 Texas Instruments Inc 銀めっきを含む半導体のリードフレームおよびその製造方法
JP2002060122A (ja) 2000-08-15 2002-02-26 Canon Aptex Inc シート束綴じ装置とこの装置を備えた画像形成装置
US6874910B2 (en) 2001-04-12 2005-04-05 Matsushita Electric Works, Ltd. Light source device using LED, and method of producing same
DE10229067B4 (de) * 2002-06-28 2007-08-16 Osram Opto Semiconductors Gmbh Optoelektronisches Bauelement und Verfahren zu dessen Herstellung
TWI302758B (en) * 2006-04-21 2008-11-01 Silicon Base Dev Inc Package base structure of photo diode and manufacturing method of the same
KR100854328B1 (ko) * 2006-07-07 2008-08-28 엘지전자 주식회사 발광 소자 패키지 및 그 제조방법

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101867009A (zh) * 2010-05-07 2010-10-20 厦门永红科技有限公司 一种led引线框架及其电镀方法和电镀设备
CN101867009B (zh) * 2010-05-07 2014-10-15 厦门永红科技有限公司 一种led引线框架及其电镀方法和电镀设备

Also Published As

Publication number Publication date
DE112004000155B4 (de) 2019-06-19
TWI264105B (en) 2006-10-11
DE112004000155T5 (de) 2008-03-20
US20060102936A1 (en) 2006-05-18
US7994616B2 (en) 2011-08-09
KR101059361B1 (ko) 2011-08-24
MY144642A (en) 2011-10-31
CN1795554A (zh) 2006-06-28
CN100499099C (zh) 2009-06-10
US8541871B2 (en) 2013-09-24
WO2004064154A1 (en) 2004-07-29
US20100155770A1 (en) 2010-06-24
US20090283791A1 (en) 2009-11-19
US7692277B2 (en) 2010-04-06
KR20050097926A (ko) 2005-10-10
TW200416993A (en) 2004-09-01
CN101546803B (zh) 2010-12-08

Similar Documents

Publication Publication Date Title
CN101546803B (zh) 光学半导体器件
US9515059B2 (en) Proximity sensor having light-blocking structure in leadframe and method of making same
CN100466312C (zh) 半导体发光器件制造方法
CN1960016B (zh) 发光二极管单元
CN1992362B (zh) 光半导体器件
CN1929159B (zh) 半导体发光装置
CN102522485B (zh) 半导体发光装置
US7985980B2 (en) Chip-type LED and method for manufacturing the same
KR101843402B1 (ko) 표면 장착 가능한 광전자 소자 그리고 표면 장착 가능한 광전자 소자를 제조하기 위한 방법
CN102804428A (zh) Led用引线框或基板、半导体装置和led用引线框或基板的制造方法
US20120273820A1 (en) Led package and method for making the same
JP3940124B2 (ja) 装置
CN101847626B (zh) 发光装置
CN102017194A (zh) 光学元件封装体、半导体发光装置和照明装置
CN103390603A (zh) 引线框架和使用该引线框架的半导体装置封装件
US9755123B2 (en) Light emitting device and method of manufacturing the light emitting device
US8101967B2 (en) Optical semiconductor package and optical semiconductor device
KR101346799B1 (ko) 발광다이오드 패키지 및 그 제조방법
JP2011228687A (ja) Led用リードフレームまたは基板、半導体装置、およびled用リードフレームまたは基板の製造方法
JP7432002B2 (ja) オプトエレクトロニクス半導体素子のためのケーシングおよびオプトエレクトロニクス半導体素子
JP7148793B2 (ja) 光半導体装置用金属材料、及びその製造方法、及びそれを用いた光半導体装置
CN117438519A (zh) 一种高气密性的发光器件及制作方法
KR20110116632A (ko) 마스크를 적용하여 측면 일부를 금속 반사면으로 코팅한 발광 다이오드 패키지 기판 및 그 제조 방법

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
EE01 Entry into force of recordation of patent licensing contract

Application publication date: 20090930

Assignee: Matsushita semiconductor component (Suzhou) Co.,Ltd.

Assignor: Panasonic semiconductor discrete device Co.,Ltd.

Contract record no.: 2013990000219

Denomination of invention: Optical semiconductor device and method of manufacturing thereof

Granted publication date: 20101208

License type: Common License

Record date: 20130510

LICC Enforcement, change and cancellation of record of contracts on the licence for exploitation of a patent or utility model
CP01 Change in the name or title of a patent holder

Address after: Osaka, Japan

Patentee after: Panasonic Holding Co.,Ltd.

Address before: Osaka, Japan

Patentee before: Matsushita Electric Industrial Co.,Ltd.

CP01 Change in the name or title of a patent holder
CX01 Expiry of patent term

Granted publication date: 20101208

CX01 Expiry of patent term