CN100565908C - 由碳化硅制造的单片垂直结场效应晶体管和肖特基势垒二极管及其制造方法 - Google Patents

由碳化硅制造的单片垂直结场效应晶体管和肖特基势垒二极管及其制造方法 Download PDF

Info

Publication number
CN100565908C
CN100565908C CNB2005800230290A CN200580023029A CN100565908C CN 100565908 C CN100565908 C CN 100565908C CN B2005800230290 A CNB2005800230290 A CN B2005800230290A CN 200580023029 A CN200580023029 A CN 200580023029A CN 100565908 C CN100565908 C CN 100565908C
Authority
CN
China
Prior art keywords
layer
conductivity type
region
schottky
sic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB2005800230290A
Other languages
English (en)
Other versions
CN101103464A (zh
Inventor
麦克尔·S·马佐拉
约瑟夫·N·梅里特
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SS SC Intellectual Property Ltd
Mississippi State University
Original Assignee
Mississippi State University
Semisouth Laboratories Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mississippi State University, Semisouth Laboratories Inc filed Critical Mississippi State University
Publication of CN101103464A publication Critical patent/CN101103464A/zh
Application granted granted Critical
Publication of CN100565908C publication Critical patent/CN100565908C/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/0814—Diodes only
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861—Diodes
    • H01L29/872—Schottky diodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
    • H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
    • H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
    • H01L27/0641—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region without components of the field effect type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/07—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common
    • H01L27/0705—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type
    • H01L27/0727—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type in combination with diodes, or capacitors or resistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/098—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being PN junction gate field-effect transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • H01L29/0661—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body specially adapted for altering the breakdown voltage by removing semiconductor material at, or in the neighbourhood of, a reverse biased junction, e.g. by bevelling, moat etching, depletion etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
    • H01L29/6606—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
    • H01L29/66068—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/80—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
    • H01L29/808—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a PN junction gate, e.g. PN homojunction gate
    • H01L29/8083—Vertical transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • H01L29/1608—Silicon carbide

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

本发明描述了一种将具有蚀刻且注入的栅极的自对准的垂直结场效应晶体管和集成的反向平行的肖特基势垒二极管组合在一起的开关元件。二极管的阳极连接到该器件级的晶体管的源极以降低由杂散电感引起的耗损。SBD阳极区中的SiC表面通过干法蚀刻被调节以实现低肖特基势垒高度，从而降低与SBD的接通电压相关的功率耗损。

Description

由碳化硅制造的单片垂直结场效应晶体管和肖特基势垒二极管及其制造方法
本申请要求2004年7月8日申请的美国临时专利申请第60/585,881号的利益。在此以引用参考的方式将该临时申请的全部内容并入在本申请中。
依照美国空军授予的F33615-01-D-2103，本发明在政府资助下做出。政府可能对本发明享有一定的权利。
技术领域
本发明一般地涉及功率场效应晶体管的领域，具体地说涉及用于功率切换应用的碳化硅结场效应晶体管的领域。
背景技术
碳化硅结场效应晶体管(JFET)非常适合于高电压和高功率切换应用比如DC至DC转换器。目前垂直SiC JFET是SiC MOSFET的比较具有吸引力的替代方案，这是因为较低的反型沟道层迁移率和较差的高温、高场可靠性的缘故[1]。MOSFET也具有一个增加了寄生电容的固有的内置的体型二极管，这种寄生电容又导致了切换耗损的增加。然而，这种内置的反向平行的p-n二极管在要求反向平行的续流二极管的电路方面比较有用。将二极管内置在开关中消除了由将开关的源极连接到分立二极管的阳极所要求的键合引起的杂散电感〔2〕。然而，不好的是，这种二极管是具有大量的存储电荷的p-n二极管，在该二极管从正向到反向偏压时必须清除该存储电荷。清除这种存储电荷增加了总的切换时间并降低了电路的工作频率。肖特基二极管并没有存储电荷的问题，并且可以比p-n二极管切换得快得多。
已经提出了将SBD(肖特基势垒二极管)与MOSFET〔2，3〕和双极型结晶体管〔4〕集成的其它方案。也已经提出了具有将SBD并入在共享的漂移区上的横向栅极的FET〔5〕，同时还提出了将SBD与埋入在III-V半导体上制造的平行栅极的垂直JFET结合的其它方案〔6〕。
然而，仍然还需要一种切换器件，这种切换器件具有MOSFET体型二极管的好处但没有与切换内置的p-n二极管相关的耗损。
发明内容
根据第一实施例，提供了一种包括垂直结场效应晶体管(JFET)和肖特基(Schottky)势垒二极管(SBD)的SiC半导体器件。该器件包括第一导电型的SiC半导体衬底层、设置在衬底层上的第一导电型的SiC漂移层、设置漂移层上的第一导电型的多个SiC源极区和在漂移层中形成的与第一导电型不同的第二导电型的多个SiC栅极区。第一导电型的材料可以是n型半导体材料，而第二导电型的材料可以是p型半导体材料。栅极区可以通过将第二导电型的掺杂剂离子注入在漂移层中形成。该器件进一步包括在与漂移层相对地与衬底层相邻以及与源极区和栅极区相邻的欧姆触点以形成JFET。该器件也包括肖特基结，该肖特基结包括与漂移层相邻的肖特基金属层。肖特基金属层在JFET的源极欧姆触点之上延伸以使肖特基金属与该器件的源极欧姆触点电接触。根据这种实施例，JFET的漏极也用作SBD的阴极，并且JFET的源极也用作SBD的阳极。
该器件进一步包括设置在肖特基金属层上和在漏极和栅极欧姆触点上的最终金属层。此外，该器件的漂移层可以包括设置在衬底上的第一导电型的漂移区和设置在漂移区之上的也是第一导电型的沟道区，其中源极区设置在沟道区上。沟道区可以具有比下面的漂移区更高的掺杂水平。
根据第二实施例，提供一种制造包括垂直结场效应晶体管(JFET)和肖特基势垒二极管(SBD)的SiC半导体器件的方法。根据本实施例的方法包括：
将第一掩模定位在第一导电型的SiC的源极层上，其中源极层与第一导电型的SiC漂移层相邻，其中漂移层与第一导电型的SiC衬底层相邻；
选择性地蚀刻穿过源极层并进入漂移层以形成由蚀刻区分隔的升高的源极区；
将第二导电型的掺杂剂注入到漂移层的被暴露部分中以使注入区是第二导电型的SiC；
清除第一掩模；
使该器件退火以激活掺杂剂；
将第二掩模定位在该器件的源极层上；
通过选择性地蚀刻穿过该器件的注入层以暴露第一导电型的材料，形成栅极区、肖特基阳极区以及可选择地形成边缘端部结构；
清除第二掩模；
将电介质材料淀积在该器件的被暴露的蚀刻表面上；
蚀刻电介质材料以暴露源极区；
选择性地蚀刻穿过在栅极区之上的电介质材料以暴露注入的材料；
将金属淀积在暴露的源极区和栅极区以分别形成源极欧姆触点和栅极欧姆触点；
与漂移层相对地将金属淀积在衬底上以形成漏极欧姆触点；
选择性地蚀刻穿过在肖特基阳极区之上的电介质以暴露第一导电型的材料；
将肖特基金属层淀积在肖特基阳极区中并与源极欧姆触点接触；
将金属层淀积在肖特基金属层和栅极欧姆触点上以形成电接触焊盘；
与漂移层相对地在衬底上形成金属层以形成漏极欧姆触点；和
在漏极欧姆触点上形成金属层以形成漏极电接触焊盘；
其中该器件包括包含源极、栅极和漏极的JFET和包含阴极和阳极的SBD，其中JFET的漏极也用作SBD的阴极，其中JFET的源极也用作SBD的阳极。
第一导电型的材料可以是n型半导体材料，第二导电型的材料可以是p型半导体材料。根据进一步的实施例，源极层比下面的漂移层更重地掺杂。此外，漂移层可以包括设置在衬底上的第一导电型的漂移区和设置在所述漂移区上的同样为第一导电型的沟道区，其中源极区设置在沟道区上。沟道区可以具有比下面的漂移区更高的掺杂水平。
以上阐述的方法可以进一步包括在阳极区中进一步蚀刻以清除其中剩余的注入的材料。这样，可以形成具有适合的较低的肖特基势垒高度的器件。
根据第三实施例，提供一种制造包括垂直结场效应晶体管(JFET)和肖特基势垒二极管(SBD)的SiC半导体器件的方法，该方法包括：
将第一掩模定位在第一导电型的SiC的源极层上，其中源极层与第一导电型的SiC漂移层相邻，其中漂移层与第一导电型的SiC衬底层相邻；
选择性地蚀刻穿过源极层并进入漂移层以形成由蚀刻区分隔的升高的源极区；
将第二掩模定位在暴露的漂移(层)部分上；
将第二导电型的掺杂剂注入到漂移层的被暴露部分中以使注入区是第二导电型的SiC，其中由第二掩模屏蔽的漂移层部分形成肖特基阳极区；
清除第一和第二掩模；
使该器件退火以激活掺杂剂；
将第三掩模定位在该器件的源极层和注入的漂移层部分上；
通过选择性地蚀刻穿过该器件的注入层以暴露第一导电型的材料，形成栅极区以及可选择地形成边缘端部结构；
清除第三掩模；
将电介质材料淀积在该器件的被暴露的蚀刻表面上；
蚀刻电介质材料以暴露源极区；
选择性地蚀刻穿过在栅极区之上的电介质材料以暴露注入的材料；
将金属淀积在暴露的源极区和栅极区上以分别形成源极欧姆触点和栅极欧姆触点；
与漂移层相对地将金属淀积在衬底上以形成漏极欧姆触点；
选择性地蚀刻穿过在SBD阳极区之上的电介质材料以暴露第一导电型的材料；
将肖特基金属层淀积在肖特基阳极区中并与源极欧姆触点接触；
将金属层淀积在肖特基金属层和栅极欧姆触点上以形成电接触焊盘；
与漂移层相对地在衬底上形成金属层以形成漏极欧姆触点；和
在漏极欧姆触点上形成金属层以形成漏极电接触焊盘；
其中该器件包括包含源极、栅极和漏极的JFET和包含阴极和阳极的SBD，其中JFET的漏极也用作SBD的阴极，其中JFET的源极也用作SBD的阳极。
附图说明
附图1A-1D所示为根据本发明的一种实施例制造JFET的方法；
附图2所示为包括垂直沟槽JFET和集成反向平行肖特基二极管的器件的剖视图；
附图3A-3K所示制造包括垂直沟槽JFET和集成反向平行肖特基二极管的器件的第一方法；
附图4A-4K示出了制造包括垂直沟槽JFET和集成反向平行肖特基二极管的器件的第二方法，其中注入掩模用于在栅极注入步骤中防止肖特基阳极区的离子注入。
具体实施方式
本发明将沟槽VJFET与共享公共漂移区的集成的肖特基势垒二极管(SBD)结合在一起。如上文所述，将肖特基势垒二极管(SBD)与功率结场效应晶体管在单片上合并，形成了一种开关，这种开关具有MOSFET体型二极管的优点，同时没有与切换内置的p-n二极管相关的耗损。除了更快的反向恢复时间之外，SBD通常比p-n二极管具有低得多的接通电压。例如，对于钛SBD，典型的Von是大约0.8V，而对于SiC p-n二极管，典型Von是大约2.8伏。对于中等的电流密度，这对于在p-n上的SBD带来了低得多的功率耗损。
已经提出了用于SiC JFET的许多设计〔7-10〕。在此所描述的器件包括自对准的垂直JFET，这种JFET的基本结构与在美国专利申请第10/193,108(下文称为“’108申请”，出版为美国专利申请出版物2003/0034495A1，在此以引用参考的方式将其全部内容都并入在本申请中)中描述的注入的栅极结FET相同。这种注入的栅极VJFET与SBD结合，这个SBD的阳极形成在与JFET公共的漂移层上。SBD的阳极和JFET的源极通过金属焊盘电连接。JFET的漏极触点也还作为SBD的阴极。另一接触焊盘将JFET的栅极端子形成在欧姆触点上，该欧姆触点形成在指状源极的基底处的注入的p型层上。源极/阳极接触焊盘通过电介质层与栅极区隔离。
在’108申请中公开的技术可用于制造该器件的JFET部分。制造JFET的实例性方法在附图1A-1D中示出。如附图1A所示，提供了其上设置有相同导电型的漂移层32和源极层34的SiC衬底层30。附图显示掩模36设置在源极层34上。如附图1B所示，然后通过源极层34选择性地蚀刻源极特征(例如指状物)并通过掩模36中的开口38蚀刻进入漂移层32。如附图1C所示，相同的蚀刻掩模36然后可用作注入掩模以使用离子注入过程选择性地形成栅极区40。
在注入的栅极区40的形成之后，可以清除掩模36并将漏极触点42设置在衬底层30上。这个步骤在附图1D中示出。此外，如附图1D所示，栅极欧姆触点44可以设置在注入栅极区40上，并且源极欧姆触点46可以设置在源极层34的未蚀刻的部分上以形成该器件。
如下文更详细地阐述，在该器件的JFET部分的制造中使用的上文描述的某些步骤也可用于该器件的SBD部分的制造中。
附图2所示为根据本发明的一种实施例包括JFET和SBD的器件的剖视图。如附图2所示，栅极欧姆触点不仅在较大面积接触焊盘之下，而且也还在指状源极之间延伸。用于延长栅极指状物的长度的欧姆触点在某些应用中是理想的但不是必须的。
附图2也示出了台面保护环边缘端部。这种形式的边缘端部在制造和功能方面类似于在美国专利第6,693,308号(下文称为“’308专利”，该专利的全部内容以引用参考的方式并入在本申请中)中所描述的端子。然而，在’308专利中所述的器件中，保护环被蚀刻成外延生长的p型层，而注入的p型层在附图2中示出。也可使用包括(但不限于)JTE、场板或隔离该器件的台面的其它形式的边缘端部替代被蚀刻的保护环。
如附图2所示，该器件具有高度掺杂n型(n+)的顶部外延层(即盖层)。与这个层相邻的是具有比用于形成沟道区的上文描述的n+盖更低地掺杂的n型层。与沟道相邻的是n型漂移层或区。漂移区可以具有与沟道区相同或更低的掺杂浓度。如果使用相同的掺杂水平，则漂移和沟道区可以由单层形成。与漂移区相邻的是另一n+层，它将形成漏极触点的基础。这个层可以是在其上外延生长其它的层的n型衬底。
根据进一步的实施例包括JFET和SBD的器件可以通过下文概述的方法制造。这个方法在附图3A-3K中示出。如附图3A所示，提供了包括半导体衬底50、漂移层52、沟道层54和源极或盖层58的多层结构。如上文所阐述，可替换地，多层结构可以包括单个漂移层，而不是分离的漂移层和沟道层。
在界定指状源极的区域上对离子注入/蚀刻掩模56进行构图(附图3B)。
SiC被干蚀刻到延伸过n+盖层并通过一些或整个沟道区的深度(如果利用了不同的沟道区)或者进入形成该器件的沟道/漂移区的单层中。这在附图3C中示出。
然后对试样注入p型掺杂剂以将暴露的SiC 60的顶层从n型转换为p型(附图3D)。
剥离注入/蚀刻掩模并对晶片进行退火以使注入的掺杂剂电激活(未示)。
然后以用于界定该器件的栅极区以及保护环(如果应用保护环的话)的干蚀刻掩模62对晶片进行构图(附图3E)。从左边暴露场区和SBD阳极区64。
将被暴露的SiC向下蚀刻经过p+注入区的基体，直到相邻的器件不通过所说的p-层66电连接(附图3F)。
剥离上述蚀刻掩模62，并淀积和/或处理电介质68以使得指状源极的顶部上的电介质厚度比在指状物之间并在场中的电介质的厚度薄得多(附图3G)。
蚀刻掉电介质直到指状源极的顶部露出，同时在其它任何地方留下足够量的氧化物(附图3H)。
对栅极焊盘窗口进行构图并向下蚀刻到p+栅极区70(附图3H)。
然后淀积并退火适合的金属或金属叠层以在该器件的源极、栅极和漏极(72，74和76)上形成欧姆触点。
对SBD阳极窗口78进行构图并向下蚀刻氧化物直到n型沟道54(如图所示)或漂移区52(未示)(附图3J)。然后进一步蚀刻被暴露的SiC以从肖特基阳极区中清除任何注入的“尾部”或残余注入损伤。残余p型掺杂剂或注入损伤可能增加形成在该表面上的SBD的接通电压。
然后将肖特基势垒金属80形成在SBD阳极窗口和源极触点(72)上(附图3J)。然后可以将源极/阳极和栅极(82，84)的最终接触焊盘金属淀积在晶片的顶部上(附图3K)。可以同时淀积用于源极、栅极和阳极的接触焊盘金属。
然后淀积背侧最终金属88(附图3K)。
在附图4A-4K中示出了制造包括JFET和SBD的器件的变型方法。如附图4A所示，提供了包括半导体衬底50、漂移层52、沟道层54和源极或盖层58的多层结构48。虽然没有示出，可替换地，多层结构可包括包含单个区的漂移层而不是分离的漂移区和沟道区。在界定指状源极的区域上对离子注入/蚀刻掩模56构图(附图4B)。SiC被干蚀刻到延伸过n+盖层并通过一些或全部沟道区(如果利用不同的沟道区的话)的厚度或者进入形成该器件的沟道/漂移区(未示)的单层(附图4C)。从附图4C中可以看出，掩模57被定位在沟道层上的蚀刻的材料上(或者在漂移层上，如果不存在沟道层的话)。掩模57将用于界定肖特基阳极区64。然后给试样注入p型掺杂剂以将暴露的SiC 60的顶层从n型转换到p型(附图4D)。从附图4D中可以看出，肖特基阳极掩模57防止沟道层54被注入在肖特基阳极区64中。注/蚀刻掩模56和肖特基阳极掩模57然后被剥离，并对晶片进行退火以使注入的掺杂剂电激活(未示)。然后通过用于界定该器件的栅极区和保护环(如果利用保护环的话)的干蚀刻掩模62对晶片构图(附图4E)。从左边暴露器件的场区。此外，SBD阳极区64可以从左边被暴露或者屏蔽63。被暴露的SiC向下蚀刻经过p+注入区的基体，直到相邻的器件不通过所说的p-层66电连接(附图4F)。SBD阳极的未注入的沟道层(54)在这个蚀刻步骤中可以被蚀刻掉以暴露下面的漂移区。可替换地，暴露的沟道层可以保留在肖特基阳极区中。然后剥离蚀刻掩模62(和可选择地，63)，并淀积和/或处理电介质68以使得指状源极的顶部上的电介质厚度比在指状物之间和场中的电介质厚度薄得多(附图4G)。蚀刻掉电介质直到指状源极的顶部暴露出来，同时在其它的任何地方留下大量的氧化物(附图4H)。栅极焊盘窗口被构图和向下蚀刻到p+栅极区70(附图4H)。然后对适合的金属或金属叠层进行淀积和退火以在器件的源极、栅极和漏极上形成欧姆触点(72，74和76)(附图4I)。SBD阳极窗口78被构图，氧化物被向下蚀刻到n型沟道54(如图所示)或者在SBD阳极区中的漂移区52(未示)(附图4J)。然后将肖特基势垒金属80形成在SBD阳极窗口中和源极触点(72)上(附图4J)。
肖特基金属可以被淀积在如附图4K所示的沟道层54上。可替换地，肖特基金属可以被淀积在下面的漂移区上(未示)。在沟道层上形成的肖特基二极管一般具有比包括形成在漂移区上的肖特基二极管的类似器件更低的接通电压，但具有更高的反向泄漏。该器件的特定的性能要求可以指示使用哪种方法。肖特基金属在肖特基阳极的外围上可以与一部分注入的材料重叠，只要注入的材料不电连接到JFET的注入栅极即可。然后可以将用于源极/阳极和栅极(82，84)的最终接触焊盘金属淀积在晶片的顶部上(附图4K)。可以同时淀积源极、栅极和阳极的接触焊盘金属。
附图3和4所示为可用于制造如附图2所示的包括垂直结场效应晶体管(JFET)和肖特基势垒二极管(SBD)的器件的基本过程。可以增加其它的细节并且可以重新排列某些步骤的顺序以获得该器件。
下文描述各种实施例。
根据第一实施例，提供一种包括垂直结场效应晶体管(JFET)和肖特基势垒二极管(SBD)的SiC半导体器件。该器件包括第一导电型的SiC半导体衬底层、设置在衬底层上的第一导电型的SiC漂移层、设置在漂移层上的第一导电型的多个SiC源极区和在漂移层上形成的与第一导电型不同的第二导电型的多个SiC栅极区。栅极区可以通过在n型漂移层中的p型掺杂剂的离子注入形成。该器件进一步包括与漂移层相对地与衬底层相邻以及与源极和栅极区相邻的欧姆触点以形成JFET。该器件也包括包含与漂移层相邻的肖特基金属层的肖特基结。肖特基金属层可以在JFET的源极欧姆触点之上延伸以使肖特基金属接触该器件的源极欧姆触点。该器件进一步包括设置在肖特基金属层上和在漏极和栅极欧姆触点上的最终金属层。根据这种实施例，JFET的漏极也用作SBD的阴极，JFET的源极也用作SBD的阳极。漂移层可以包括设置在衬底上的第一导电型的漂移区和设置在漂移区上的也是第一导电型的沟道区，其中源极或盖层设置在沟道区上。根据这种实施例，沟道区可以具有比下面的漂移区更高的掺杂水平。根据本实施例的实例性器件在附图2中示出。
根据进一步的实施例，提供了一种制造包括JFET和SBD的SiC半导体器件的方法。根据这种实施例的方法包括：
将第一掩模定位在第一导电型的SiC的源极层上，其中源极层与第一导电型的SiC漂移层相邻，其中漂移层与第一导电型的SiC衬底层相邻；
选择性地蚀刻穿过源极层并进入漂移层以形成由蚀刻区分开的升高的源极区；
将第二导电型的掺杂剂注入到漂移层的被暴露部分中以使注入区是第二导电型的SiC；
清除第一掩模；
使该器件退火以激活掺杂剂；
将第二掩模定位在该器件的源极层上；
通过选择性地蚀刻穿过该器件的注入层以暴露第一导电型的材料，形成栅极区、肖特基阳极区以及可选择地形成边缘端部结构；
清除第二掩模；
将电介质材料淀积在该器件的被暴露的蚀刻表面上以使得在升高的源极区上的电介质材料更薄；
蚀刻电介质材料以暴露源极区；
选择性地蚀刻穿过在栅极区之上的电介质材料以暴露注入的材料；
将金属淀积在暴露的源极区和栅极区上以分别形成源极欧姆触点和栅极欧姆触点；
与漂移层相对地将金属淀积在衬底上以形成漏极欧姆触点；
选择性地蚀刻穿过在SBD阳极区之上的电介质以暴露第一导电型的材料；
将肖特基金属层淀积在SBD阳极中并与源极欧姆触点接触；
将金属层淀积在肖特基金属层和栅极欧姆触点上以形成电接触焊盘；
与漂移层相对地在衬底上形成金属层以形成漏极欧姆触点；和
在漏极欧姆触点上形成金属层以形成漏极电接触焊盘；
其中该器件包括包含源极、栅极和漏极的JFET和包含阴极和阳极的SBD，其中JFET的漏极也用作SBD的阴极，JFET的源极也用作SBD的阳极。
根据进一步的实施例，第一导电型的材料是n型半导体材料，第二导电型的材料是p型半导体材料。根据进一步的实施例，源极层比下面的漂移层更重地掺杂。此外，漂移层可以包括设置在衬底上的第一导电型的漂移区和设置在所述漂移区上的同样为第一导电型的沟道区，其中源极层设置在沟道区上。沟道区可以具有比下面的漂移区更高的掺杂水平。
如上文所阐述的方法可以进一步包括在阳极区中的附加蚀刻，以清除其中剩余的注入的材料。这样，可以形成具有适合的较低的肖特基势垒高度的器件。
适合于掺杂SiC的施主材料包括氮和磷。氮是优选的施主材料。适合于掺杂碳化硅的受主材料包括硼和铝。铝是优选的受主材料。然而，上文的材料仅仅是实例性的，可以使用能够被掺杂到碳化硅中的任何施主和受主材料。
可以改变该器件的各种层的掺杂水平和厚度，以生产具有用于特定应用的所需特性的器件。除非另有说明之外，重掺杂对应于1018原子·cm-3或更大的掺杂剂浓度，轻掺杂对应于5×1016原子·cm-3或更小的掺杂剂浓度，中度掺杂对应于5×1016原子·cm-3和1018原子·cm-3之间的掺杂剂浓度。
器件的漂移层可以是以施主材料轻掺杂的(即n-掺杂的)SiC层，衬底层可以是以施主材料重掺杂的(即n+掺杂的)SiC层。此外，源极区可以是n+掺杂的SiC，栅极区可以是p或p+掺杂的SiC。
SiC漂移层、沟道层和源极层的掺杂可以在这些层中的每个层在SiC衬底上外延生长的过程中原地执行。SiC层可以通过在本领域中公知的任何外延生长方法形成，包括CVD、分子束和升华外延。掺杂的SiC层可以在外延生长的过程中通过原地掺杂形成，其中掺杂剂原子在生长的过程中并入到碳化硅中。
虽然前文的说明书通过为说明目的提供的实例教导了本发明的原理，但是应该理解的是本领域普通技术人员通过阅读本说明书可以在形式和细节上进行各种修改而不脱离本发明的真实范围。
参考文献
〔1〕I.Sankin，J.N.Merrett，W.A.Draper，J.R.B.Casady andJ.B.Casady，“A  Review of SiC Power Switch：Achievements，Difficulties and Perspectives”，2003年关于SiC和相关材料的国际会议，Lyon，France，Oct.610，2003.
[2]C.S.Korman，B.J.Baliga，H-R.Chang，“Multicellular FETHaving a Schottky Diode Merged Therewith，”美国专利第5,111,253号，1992年5月5日。
〔3〕B.J.Baliga等人，“Power Transistor Structure with HighSpeed Integral Antiparallel Schottky Diode，”美国专利第4,967,243号，1990年10月30日。
[4]B.J.Baliga等人，“Power Bipolar Transistor Device withIntegral AntiSaturation Diode，”美国专利第4,969,027号，1990年11月6日。
[5]M.Kitabatake，“Semicoductor Element，”美国专利申请第2002/0047124A1号出版物，2002年4月25日。
〔6〕D.L.Plumton，“Vertical Field Effect Transistor andDiode，”美国专利第6,097,046号，2000年8月1日。
〔7〕J.W.Palmour，“Junction Field-Effect Transistor Formed inSilicon Carbide，”美国专利第5,264,713号，1993年11月23日。
〔8〕K.Asano，Y.Sugawara，S.Ryu，R.Singh，J.Paltnour，T.Hayashi and D.Takayama，“5.5kv Normally-off Low RonS 4H-SiCSEJFET，”关于功率半导体器件和IC的2001国际研讨会的会刊，Osaka Japan，pp.23-26。
〔9〕J.H.Zhao，X.Li，K.Tone，P.Alexandrov，M.Pan and M.Weiner，“Design of a Novel Planar Normally-off power VJFET in4H-SiC，”Solid-State Electronics 47(2003)，pp.377-384.
〔10〕J.H.Zhao，“Double-gated Vertical Junction Field EffectPower Transistor，”美国专利申请第2003/0089930A1号出版物，2003年5月15日。
〔11〕J.B.Casady，G.E.Carter，Y.Koshka，M.S.Mazzola，I.Sankin，“Self-Aligned Transistor and Diode Topologies in SiliconCarbide Through the Use of Selective Epitaxy or SelectiveImplantation，”美国专利申请第2003/0034495号出版物，2003年2月20日。
[12]I.Sankin，J.B.Dufrene，“Power SiC devices having raisedguard rings，”美国专利第6,693,308号，2004年2月17日。

Claims (25)

1.一种包括垂直结场效应晶体管和肖特基势垒二极管的SiC半导体器件，该SiC半导体器件包括：
第一导电型的SiC半导体衬底层；
设置在所述衬底层上的第一导电型的SiC漂移层；
设置在所述漂移层上的第一导电型的多个SiC源极区；
在所述漂移层中形成的与第一导电型不同的第二导电型的多个SiC栅极区；
包括与所述漂移层相邻的肖特基金属层的肖特基结；以及
与所述漂移层相对地与衬底层相邻以及与所述源极区和栅极区相邻的欧姆触点；
其中所述肖特基金属层在与所述源极区相邻的欧姆触点之上延伸以使肖特基金属和与所述源极区相邻的欧姆触点电接触，并且
所述垂直结场效应晶体管的漏极也用作所述肖特基势垒二极管的阴极，所述垂直结场效应晶体管的源极也用作所述肖特基势垒二极管的阳极。
2.权利要求1的SiC半导体器件，其中第一导电型的材料是n型半导体材料，第二导电型的材料是p型半导体材料。
3.权利要求1的SiC半导体器件，其中所述栅极区是通过在所述漂移层中离子注入第二导电型的掺杂剂而形成的。
4.权利要求1的SiC半导体器件，其中进一步包括设置在所述肖特基金属层上和所述漏极和栅极欧姆触点上的最终金属层。
5.权利要求1的SiC半导体器件，其中所述漂移层包括设置在所述衬底上的第一导电型的漂移区和设置在所述漂移区上的同样为第一导电型的沟道区，其中所述源极区设置在所述沟道区上。
6.权利要求5的SiC半导体器件，其中所述沟道区具有比下面的漂移区更高的掺杂水平。
7.权利要求1的SiC半导体器件，其中所述漂移层具有5×1016原子·cm-3或更小的掺杂剂浓度。
8.权利要求1的SiC半导体器件，其中所述衬底层具有1018原子·cm-3或更大的掺杂剂浓度。
9.权利要求1的SiC半导体器件，其中所述源极区具有1018原子·cm-3或更大的掺杂剂浓度。
10.权利要求1的SiC半导体器件，其中所述栅极区具有1018原子·cm-3或更大的掺杂剂浓度。
11.权利要求1的SiC半导体器件，其中所述栅极区具有在5×1016原子·cm-3和1018原子·cm-3之间的掺杂剂浓度。
12.权利要求1的SiC半导体器件，其中
所述漂移层具有5×1016原子·cm-3或更小的掺杂剂浓度；
所述衬底层具有1018原子·cm-3或更大的掺杂剂浓度；
所述源极区具有1018原子·cm-3或更大的掺杂剂浓度；和
所述栅极区具有至少5×1016原子·cm-3的掺杂剂浓度。
13.一种制造包括垂直结场效应晶体管和肖特基势垒二极管的SiC半导体器件的方法，包括：
将第一掩模定位在第一导电型的SiC的源极层上，其中源极层与第一导电型的SiC漂移层相邻，所述漂移层与第一导电型的SiC衬底层相邻；
选择性地蚀刻穿过所述源极层并进入所述漂移层以形成由蚀刻区分开的升高的源极区；
将第二导电型的掺杂剂注入到所述漂移层的暴露部分中，以使注入区是第二导电型的SiC；
清除第一掩模；
使该器件退火以激活掺杂剂；
将第二掩模定位在该器件的源极层上；
通过选择性地蚀刻穿过该器件的所述注入区以暴露第一导电型的材料，形成栅极区、肖特基阳极区以及可选择地形成边缘端部结构；
清除第二掩模；
将电介质材料淀积在该器件的被暴露的蚀刻表面上以使所述电介质在升高的源极区上更薄；
蚀刻所述电介质材料以暴露所述源极区；
选择性地蚀刻穿过在栅极区之上的电介质材料以暴露所述注入区的材料；
将金属淀积在暴露的源极区和栅极区以分别形成源极欧姆触点和栅极欧姆触点；
与所述漂移层相对地将金属淀积在衬底上以形成漏极欧姆触点；
选择性地蚀刻穿过在肖特基势垒二极管阳极区之上的电介质材料以暴露第一导电型的材料；
将肖特基金属层淀积在所述肖特基阳极区中并使之与所述源极欧姆触点接触；
将金属层淀积在所述肖特基金属层和栅极欧姆触点上以形成电接触焊盘；
与所述漂移层相对地在衬底上形成金属层以形成漏极欧姆触点；和
在所述漏极欧姆触点上形成金属层以形成漏极电接触焊盘；
其中该器件包括包含源极、栅极和漏极的垂直结场效应晶体管和包含阴极和阳极的肖特基势垒二极管，其中垂直结场效应晶体管的漏极也用作肖特基势垒二极管的阴极，垂直结场效应晶体管的源极也用作肖特基势垒二极管的阳极。
14.权利要求13的方法，其中第一导电型的材料是n型半导体材料，第二导电型的材料是p型半导体材料。
15.权利要求13的方法，其中所述源极层比下面的漂移层被更重地掺杂。
16.权利要求13的方法，其中所述漂移层包括设置在衬底上的第一导电型的漂移区和设置在所述漂移区上的同样为第一导电型的沟道区，其中所述源极区设置在所述沟道区上。
17.权利要求16的方法，其中所述沟道区具有比下面的漂移区更高的掺杂水平。
18.权利要求13的方法，进一步包括在所述阳极区中进行蚀刻以清除其中剩余的被注入的材料。
19.权利要求13的方法，其中
所述漂移层具有5×1016原子·cm-3或更小的掺杂剂浓度；
所述衬底层具有1018原子·cm-3或更大的掺杂剂浓度；
所述源极区具有1018原子·cm-3或更大的掺杂剂浓度；和
所述栅极区具有至少5×1016原子·cm-3的掺杂剂浓度。
20.一种制造包括垂直结场效应晶体管和肖特基势垒二极管的SiC半导体器件的方法，包括：
将第一掩模定位在第一导电型的SiC的源极层上，其中源极层与第一导电型的SiC漂移层相邻，所述漂移层与第一导电型的SiC衬底层相邻；
选择性地蚀刻穿过所述源极层并进入所述漂移层以形成由蚀刻区分开的升高的源极区；
将第二掩模定位在所述漂移层被暴露的部分上；
将第二导电型的掺杂剂注入到所述漂移层的被暴露部分中以使注入区是第二导电型的SiC，其中所述漂移层的由第二掩模屏蔽的部分形成肖特基阳极区；
清除第一和第二掩模；
使该器件退火以激活掺杂剂；
将第三掩模定位在该器件的源极层和被注入的漂移层部分上；
通过选择性地蚀刻穿过该器件的所述注入区以暴露第一导电型的材料，形成栅极区以及可选择地形成边缘端部结构；
清除第三掩模；
将电介质材料淀积在该器件的被暴露的蚀刻表面上；
蚀刻电介质材料以暴露所述源极区；
选择性地蚀刻穿过在所述栅极区之上的电介质材料以暴露所述注入区的材料；
将金属淀积在暴露的源极区和栅极区上以分别形成源极欧姆触点和栅极欧姆触点；
与所述漂移层相对地将金属淀积在衬底上以形成漏极欧姆触点；
选择性地蚀刻穿过在肖特基势垒二极管阳极区之上的电介质材料，以暴露第一导电型的材料；
将肖特基金属层淀积在肖特基阳极区中并与所述源极欧姆触点接触；
将金属层淀积在所述肖特基金属层和栅极欧姆触点上以形成电接触焊盘；
与所述漂移层相对地在衬底上形成金属层以形成漏极欧姆触点；和
在所述漏极欧姆触点上形成金属层以形成漏极电接触焊盘；
其中该器件包括包含源极、栅极和漏极的垂直结场效应晶体管和包含阴极和阳极的肖特基势垒二极管，其中垂直结场效应晶体管的漏极也用作肖特基势垒二极管的阴极，垂直结场效应晶体管的源极也用作肖特基势垒二极管的阳极。
21.权利要求20的方法，其中第三掩模覆盖所述肖特基阳极区。
22.权利要求20的方法，其中第三掩模不覆盖所述肖特基阳极区，其中形成栅极区以及可选择地形成边缘端部结构的步骤包括在所述肖特基阳极区中蚀刻所述漂移层。
23.权利要求20的方法，其中所述漂移层包括设置在所述衬底上的第一导电型的漂移区和设置在所述漂移区上的同样为第一导电型的沟道区，其中所述源极区设置在所述沟道区上。
24.权利要求23的方法，其中所述肖特基金属层被淀积在该器件的肖特基阳极区中的沟道区上。
25.权利要求24的方法，其中所述肖特基金属层被淀积在该器件的肖特基阳极区中的漂移区上。
CNB2005800230290A 2004-07-08 2005-07-08 由碳化硅制造的单片垂直结场效应晶体管和肖特基势垒二极管及其制造方法 Expired - Fee Related CN100565908C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US58588104P 2004-07-08 2004-07-08
US60/585,881 2004-07-08

Publications (2)

Publication Number Publication Date
CN101103464A CN101103464A (zh) 2008-01-09
CN100565908C true CN100565908C (zh) 2009-12-02

Family

ID=37595552

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2005800230290A Expired - Fee Related CN100565908C (zh) 2004-07-08 2005-07-08 由碳化硅制造的单片垂直结场效应晶体管和肖特基势垒二极管及其制造方法

Country Status (11)

Country Link
US (2) US7294860B2 (zh)
EP (1) EP1779435B8 (zh)
JP (2) JP5105476B2 (zh)
KR (1) KR101187084B1 (zh)
CN (1) CN100565908C (zh)
AT (1) ATE536635T1 (zh)
AU (1) AU2005333516B2 (zh)
CA (1) CA2576960A1 (zh)
HK (1) HK1101257A1 (zh)
NZ (1) NZ552391A (zh)
WO (1) WO2007001316A2 (zh)

Families Citing this family (70)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4719472B2 (ja) * 2005-01-06 2011-07-06 株式会社日立製作所 シリコンカーバイド静電誘導トランジスタ
JP4935160B2 (ja) * 2006-04-11 2012-05-23 株式会社デンソー 炭化珪素半導体装置およびその製造方法
US7274083B1 (en) * 2006-05-02 2007-09-25 Semisouth Laboratories, Inc. Semiconductor device with surge current protection and method of making the same
US8269262B2 (en) * 2006-05-02 2012-09-18 Ss Sc Ip Llc Vertical junction field effect transistor with mesa termination and method of making the same
US7663183B2 (en) * 2006-06-21 2010-02-16 Flextronics International Usa, Inc. Vertical field-effect transistor and method of forming the same
US8415737B2 (en) * 2006-06-21 2013-04-09 Flextronics International Usa, Inc. Semiconductor device with a pillar region and method of forming the same
US7541640B2 (en) * 2006-06-21 2009-06-02 Flextronics International Usa, Inc. Vertical field-effect transistor and method of forming the same
SE532625C2 (sv) * 2007-04-11 2010-03-09 Transic Ab Halvledarkomponent i kiselkarbid
EP2058854B1 (en) * 2007-11-07 2014-12-03 Acreo Swedish ICT AB A semiconductor device
US20090179297A1 (en) * 2008-01-16 2009-07-16 Northrop Grumman Systems Corporation Junction barrier schottky diode with highly-doped channel region and methods
US7560325B1 (en) * 2008-04-14 2009-07-14 Semisouth Laboratories, Inc. Methods of making lateral junction field effect transistors using selective epitaxial growth
US8269263B2 (en) * 2008-05-12 2012-09-18 Vishay-Siliconix High current density power field effect transistor
US20090321784A1 (en) * 2008-06-25 2009-12-31 Great Wall Semiconductor Corporation Semiconductor Device and Method of Forming Lateral Power MOSFET with Integrated Schottky Diode on Monolithic Substrate
US7974119B2 (en) 2008-07-10 2011-07-05 Seagate Technology Llc Transmission gate-based spin-transfer torque memory unit
US8232585B2 (en) 2008-07-24 2012-07-31 Micron Technology, Inc. JFET devices with PIN gate stacks
US8120072B2 (en) * 2008-07-24 2012-02-21 Micron Technology, Inc. JFET devices with increased barrier height and methods of making same
JP5326405B2 (ja) * 2008-07-30 2013-10-30 株式会社デンソー ワイドバンドギャップ半導体装置
US9030867B2 (en) 2008-10-20 2015-05-12 Seagate Technology Llc Bipolar CMOS select device for resistive sense memory
US7936580B2 (en) 2008-10-20 2011-05-03 Seagate Technology Llc MRAM diode array and access method
US7936583B2 (en) 2008-10-30 2011-05-03 Seagate Technology Llc Variable resistive memory punchthrough access method
JP5735429B2 (ja) * 2008-11-05 2015-06-17 パワー・インテグレーションズ・インコーポレーテッド スロープの側壁を有する垂直接合型電界効果トランジスタ、及びその製造方法
US7825478B2 (en) 2008-11-07 2010-11-02 Seagate Technology Llc Polarity dependent switch for resistive sense memory
US8178864B2 (en) 2008-11-18 2012-05-15 Seagate Technology Llc Asymmetric barrier diode
US8203869B2 (en) 2008-12-02 2012-06-19 Seagate Technology Llc Bit line charge accumulation sensing for resistive changing memory
US8481372B2 (en) 2008-12-11 2013-07-09 Micron Technology, Inc. JFET device structures and methods for fabricating the same
US8278691B2 (en) 2008-12-11 2012-10-02 Micron Technology, Inc. Low power memory device with JFET device structures
US7915704B2 (en) * 2009-01-26 2011-03-29 Freescale Semiconductor, Inc. Schottky diode
CN101847635B (zh) * 2009-03-27 2012-03-21 立锜科技股份有限公司 结型晶体管与肖特基二极管的整合元件
EP2443659A4 (en) 2009-06-19 2013-11-20 Power Integrations Inc VERTICAL JUNCTION FIELD EFFECT TRANSISTORS AND DIODES HAVING GRADIENT REGIONS AND METHODS OF MAKING
CN102549752B (zh) * 2009-06-19 2014-08-20 Pi公司 无需离子注入来制造垂直结型场效应晶体管和双极结型晶体管的方法以及由该方法制造的器件
US8159856B2 (en) 2009-07-07 2012-04-17 Seagate Technology Llc Bipolar select device for resistive sense memory
US8158964B2 (en) 2009-07-13 2012-04-17 Seagate Technology Llc Schottky diode switch and memory units containing the same
WO2011025973A1 (en) * 2009-08-28 2011-03-03 Microsemi Corporation Silicon carbide dual-mesa static induction transistor
US9117739B2 (en) 2010-03-08 2015-08-25 Cree, Inc. Semiconductor devices with heterojunction barrier regions and methods of fabricating same
WO2011149768A2 (en) 2010-05-25 2011-12-01 Ss Sc Ip, Llc Self-aligned semiconductor devices with reduced gate-source leakage under reverse bias and methods of making
IT1401756B1 (it) * 2010-08-30 2013-08-02 St Microelectronics Srl Dispositivo elettronico integrato con struttura di terminazione di bordo e relativo metodo di fabbricazione.
IT1401755B1 (it) 2010-08-30 2013-08-02 St Microelectronics Srl Dispositivo elettronico integrato a conduzione verticale e relativo metodo di fabbricazione.
IT1401754B1 (it) 2010-08-30 2013-08-02 St Microelectronics Srl Dispositivo elettronico integrato e relativo metodo di fabbricazione.
JP2012124268A (ja) * 2010-12-07 2012-06-28 Nippon Inter Electronics Corp 半導体装置
US8648426B2 (en) 2010-12-17 2014-02-11 Seagate Technology Llc Tunneling transistors
US8519410B1 (en) 2010-12-20 2013-08-27 Microsemi Corporation Silicon carbide vertical-sidewall dual-mesa static induction transistor
US8664048B2 (en) 2010-12-28 2014-03-04 Northrop Grummen Systems Corporation Semiconductor devices with minimized current flow differences and methods of same
US9467047B2 (en) 2011-05-31 2016-10-11 Semiconductor Energy Laboratory Co., Ltd. DC-DC converter, power source circuit, and semiconductor device
US8513083B2 (en) 2011-08-26 2013-08-20 Globalfoundries Inc. Methods of forming an anode and a cathode of a substrate diode by performing angled ion implantation processes
US8680587B2 (en) * 2011-09-11 2014-03-25 Cree, Inc. Schottky diode
US8749015B2 (en) 2011-11-17 2014-06-10 Avogy, Inc. Method and system for fabricating floating guard rings in GaN materials
US9224828B2 (en) * 2011-10-11 2015-12-29 Avogy, Inc. Method and system for floating guard rings in gallium nitride materials
US8871600B2 (en) 2011-11-11 2014-10-28 International Business Machines Corporation Schottky barrier diodes with a guard ring formed by selective epitaxy
KR101499835B1 (ko) * 2012-11-30 2015-03-10 (주)페가테크 정전류 다이오드 소자 및 그 제조방법, 정전류 다이오드 셀타입 어레이 소자
TWI521718B (zh) 2012-12-20 2016-02-11 財團法人工業技術研究院 接面位障蕭特基二極體嵌於金氧半場效電晶體單元陣列之整合元件
JP2014187086A (ja) * 2013-03-22 2014-10-02 Toshiba Corp 半導体装置
JP6271197B2 (ja) * 2013-09-20 2018-01-31 株式会社東芝 半導体装置およびその製造方法
US9148139B2 (en) * 2014-01-13 2015-09-29 United Silicon Carbide, Inc. Monolithically integrated cascode switches
KR101786664B1 (ko) 2015-12-11 2017-10-18 현대자동차 주식회사 반도체 소자 및 그 제조 방법
KR101896332B1 (ko) * 2016-12-13 2018-09-07 현대자동차 주식회사 반도체 소자 및 그 제조 방법
CN107946352B (zh) * 2017-09-20 2023-10-24 重庆中科渝芯电子有限公司 一种欧姆接触和肖特基接触超级势垒整流器及其制作方法
US10276667B1 (en) * 2018-05-31 2019-04-30 Silanna Asia Pte Ltd High voltage breakdown tapered vertical conduction junction transistor
CN111081754A (zh) * 2018-10-19 2020-04-28 宁波比亚迪半导体有限公司 沟槽型mos结构肖特基二极管及其制备方法
CN111199972B (zh) * 2018-11-16 2023-05-16 比亚迪半导体股份有限公司 集成级联器件及其制备方法
US11031472B2 (en) 2018-12-28 2021-06-08 General Electric Company Systems and methods for integrated diode field-effect transistor semiconductor devices
CN109509706B (zh) * 2018-12-29 2023-05-02 重庆伟特森电子科技有限公司 一种碳化硅二极管的制备方法及碳化硅二极管
CN110998861B (zh) * 2019-10-18 2022-03-22 香港应用科技研究院有限公司 功率晶体管及其制造方法
CN111129155A (zh) * 2019-12-25 2020-05-08 重庆伟特森电子科技有限公司 一种低栅漏电容碳化硅di-mosfet制备方法
CN111293176B (zh) * 2020-02-25 2021-04-20 电子科技大学 一种GaN纵向逆导结场效应管
CN111341850A (zh) * 2020-03-16 2020-06-26 电子科技大学 一种GaN纵向逆导结场效应管
CN111599856B (zh) * 2020-05-27 2022-06-21 南京大学 双沟道增强型准垂直结构GaN基JFET及其制备方法
CN111933711B (zh) * 2020-08-18 2022-08-23 电子科技大学 一种集成sbd的超结mosfet
CN112201697B (zh) * 2020-09-24 2024-09-24 安徽芯塔电子科技有限公司 肖特基二极管以及制备该肖特基二极管的方法
CN112420694B (zh) * 2020-11-06 2023-06-23 电子科技大学 集成反向肖特基续流二极管的可逆导碳化硅jfet功率器件
WO2024064145A1 (en) * 2022-09-21 2024-03-28 Schottky Lsi, Inc. Integration of field effect transistors and schottky diodes on a substrate

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5506421A (en) * 1992-11-24 1996-04-09 Cree Research, Inc. Power MOSFET in silicon carbide
US5550397A (en) * 1993-02-16 1996-08-27 Lucent Technologies Inc. Metal oxide semiconductor transistors having a polysilicon gate electrode with nonuniform doping in source-drain direction
EP1090415A1 (de) * 1998-06-08 2001-04-11 SiCED Electronics Development GmbH & Co KG Halbleiteranordnung mit ohmscher kontaktierung und verfahren zur kontaktierung einer halbleiteranordnung
US6624082B2 (en) * 1998-07-13 2003-09-23 Mattson Technology, Inc. Systems and methods for two-sided etch of a semiconductor substrate

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US550397A (en) * 1895-11-26 Head-clamp for banjos
US4969027A (en) 1988-07-18 1990-11-06 General Electric Company Power bipolar transistor device with integral antisaturation diode
US4967243A (en) 1988-07-19 1990-10-30 General Electric Company Power transistor structure with high speed integral antiparallel Schottky diode
US5111253A (en) 1989-05-09 1992-05-05 General Electric Company Multicellular FET having a Schottky diode merged therewith
US5264713A (en) 1991-06-14 1993-11-23 Cree Research, Inc. Junction field-effect transistor formed in silicon carbide
US6097046A (en) 1993-04-30 2000-08-01 Texas Instruments Incorporated Vertical field effect transistor and diode
JPH10341025A (ja) * 1997-06-06 1998-12-22 Toyota Central Res & Dev Lab Inc 縦形接合形電界効果トランジスタ
WO1998057374A1 (de) * 1997-06-09 1998-12-17 Siemens Aktiengesellschaft Stromrichter sowie seine verwendung
US7126169B2 (en) 2000-10-23 2006-10-24 Matsushita Electric Industrial Co., Ltd. Semiconductor element
JP5020436B2 (ja) * 2001-03-09 2012-09-05 新日本製鐵株式会社 電界効果トランジスタ
AU2002367561A1 (en) * 2001-07-12 2003-09-16 Mississippi State University Self-aligned transistor and diode topologies
JP2003068760A (ja) * 2001-08-29 2003-03-07 Denso Corp 炭化珪素半導体装置およびその製造方法
US6855981B2 (en) * 2001-08-29 2005-02-15 Denso Corporation Silicon carbide power device having protective diode
US6841812B2 (en) 2001-11-09 2005-01-11 United Silicon Carbide, Inc. Double-gated vertical junction field effect power transistor
DE10161139B4 (de) * 2001-12-12 2004-07-15 Siced Electronics Development Gmbh & Co. Kg Halbleiteraufbau mit Schottky-Diode für Rückwärtsbetrieb
US6693308B2 (en) 2002-02-22 2004-02-17 Semisouth Laboratories, Llc Power SiC devices having raised guard rings
JP4153811B2 (ja) * 2002-03-25 2008-09-24 株式会社東芝 高耐圧半導体装置及びその製造方法
US6855970B2 (en) * 2002-03-25 2005-02-15 Kabushiki Kaisha Toshiba High-breakdown-voltage semiconductor device
JP2004134547A (ja) * 2002-10-10 2004-04-30 Hitachi Ltd 半導体装置
JP4340757B2 (ja) * 2002-11-25 2009-10-07 独立行政法人産業技術総合研究所 半導体装置
US7199442B2 (en) * 2004-07-15 2007-04-03 Fairchild Semiconductor Corporation Schottky diode structure to reduce capacitance and switching losses and method of making same

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5506421A (en) * 1992-11-24 1996-04-09 Cree Research, Inc. Power MOSFET in silicon carbide
US5550397A (en) * 1993-02-16 1996-08-27 Lucent Technologies Inc. Metal oxide semiconductor transistors having a polysilicon gate electrode with nonuniform doping in source-drain direction
EP1090415A1 (de) * 1998-06-08 2001-04-11 SiCED Electronics Development GmbH & Co KG Halbleiteranordnung mit ohmscher kontaktierung und verfahren zur kontaktierung einer halbleiteranordnung
US6624082B2 (en) * 1998-07-13 2003-09-23 Mattson Technology, Inc. Systems and methods for two-sided etch of a semiconductor substrate

Also Published As

Publication number Publication date
JP2013008996A (ja) 2013-01-10
WO2007001316A2 (en) 2007-01-04
HK1101257A1 (en) 2007-10-12
JP2008506274A (ja) 2008-02-28
EP1779435B1 (en) 2011-12-07
AU2005333516B2 (en) 2011-04-21
EP1779435A2 (en) 2007-05-02
NZ552391A (en) 2010-04-30
EP1779435B8 (en) 2012-03-07
US20080003731A1 (en) 2008-01-03
KR20070062969A (ko) 2007-06-18
EP1779435A4 (en) 2007-10-24
CA2576960A1 (en) 2007-01-04
WO2007001316A3 (en) 2007-04-19
JP5105476B2 (ja) 2012-12-26
WO2007001316A9 (en) 2007-05-31
US20060011924A1 (en) 2006-01-19
AU2005333516A8 (en) 2008-09-25
US7416929B2 (en) 2008-08-26
ATE536635T1 (de) 2011-12-15
US7294860B2 (en) 2007-11-13
AU2005333516A1 (en) 2007-02-15
WO2007001316A8 (en) 2007-03-08
KR101187084B1 (ko) 2012-09-28
CN101103464A (zh) 2008-01-09

Similar Documents

Publication Publication Date Title
CN100565908C (zh) 由碳化硅制造的单片垂直结场效应晶体管和肖特基势垒二极管及其制造方法
KR101239564B1 (ko) 와이드 대역갭 반도체의 노멀리-오프 통합 ｊｆｅｔ 전력 스위치 및 그 제조 방법
US7982239B2 (en) Power switching transistors
CN103703566B (zh) 半导体装置及其制造方法
EP1503425B1 (en) Heterojunction semiconductor device and method of manufacturing the same
US7781786B2 (en) Semiconductor device having a heterojunction diode and manufacturing method thereof
US20110101375A1 (en) Power Semiconductor Devices Having Selectively Doped JFET Regions and Related Methods of Forming Such Devices
CN102136501A (zh) 具有埋栅的垂直沟道结型场效应晶体管及其制造方法
JP2002514355A (ja) 無ラッチアップ型パワーｍｏｓ−バイポーラートランジスター
US20200105742A1 (en) A semiconductor device comprising an insulated gate field transistor connected on series with a high voltage field effect transistor
JP2019054043A (ja) 半導体装置およびその製造方法
US5909039A (en) Insulated gate bipolar transistor having a trench
US8039906B2 (en) High-voltage metal oxide semiconductor device and fabrication method thereof
JP2022548604A (ja) 電界効果トランジスタと直列に接続された絶縁ゲート型電界効果トランジスタを備える半導体デバイス
JPH04356968A (ja) 半導体装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: SS SC INTELLECTUAL PROPERTY CO., LTD.

Free format text: FORMER OWNER: SEMISOUTH LAB INC.

Effective date: 20120203

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20120203

Address after: Mississippi

Co-patentee after: Mississippi State Univ.

Patentee after: SS SC Intellectual Property Ltd

Address before: Mississippi

Co-patentee before: Mississippi State Univ.

Patentee before: Semisouth Lab Inc.

CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20091202

Termination date: 20160708