CN100385621C - 半导体装置及其制造方法 - Google Patents

半导体装置及其制造方法 Download PDF

Info

Publication number
CN100385621C
CN100385621C CNB2005100093647A CN200510009364A CN100385621C CN 100385621 C CN100385621 C CN 100385621C CN B2005100093647 A CNB2005100093647 A CN B2005100093647A CN 200510009364 A CN200510009364 A CN 200510009364A CN 100385621 C CN100385621 C CN 100385621C
Authority
CN
China
Prior art keywords
pad electrode
semiconductor
semiconductor device
hole
wiring layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CNB2005100093647A
Other languages
English (en)
Other versions
CN1658372A (zh
Inventor
龟山工次郎
铃木彰
冈山芳央
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Publication of CN1658372A publication Critical patent/CN1658372A/zh
Application granted granted Critical
Publication of CN100385621C publication Critical patent/CN100385621C/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B62—LAND VEHICLES FOR TRAVELLING OTHERWISE THAN ON RAILS
    • B62B—HAND-PROPELLED VEHICLES, e.g. HAND CARTS OR PERAMBULATORS; SLEDGES
    • B62B3/00—Hand carts having more than one axis carrying transport wheels; Steering devices therefor; Equipment therefor
    • B62B3/10—Hand carts having more than one axis carrying transport wheels; Steering devices therefor; Equipment therefor characterised by supports specially adapted to objects of definite shape
    • B62B3/108—Hand carts having more than one axis carrying transport wheels; Steering devices therefor; Equipment therefor characterised by supports specially adapted to objects of definite shape the objects being plates, doors, panels, or the like
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14636—Interconnect structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
    • H01L27/1469—Assemblies, i.e. hybrid integration
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0231—Manufacturing methods of the redistribution layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0237—Disposition of the redistribution layers
    • H01L2224/02372—Disposition of the redistribution layers connecting to a via connection in the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05005—Structure
    • H01L2224/05009—Bonding area integrally formed with a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/0502—Disposition
    • H01L2224/05022—Disposition the internal layer being at least partially embedded in the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/0502—Disposition
    • H01L2224/05024—Disposition the internal layer being disposed on a redistribution layer on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05124—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05541—Structure
    • H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05655—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13024—Disposition the bump connector being disposed on a redistribution layer on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01022—Titanium [Ti]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01032—Germanium [Ge]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01072—Hafnium [Hf]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01073—Tantalum [Ta]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01075—Rhenium [Re]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/049—Nitrides composed of metals from groups of the periodic table
    • H01L2924/0494—4th Group
    • H01L2924/04941—TiN
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/049—Nitrides composed of metals from groups of the periodic table
    • H01L2924/0495—5th Group
    • H01L2924/04953—TaN
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1032—III-V
    • H01L2924/10329—Gallium arsenide [GaAs]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Electromagnetism (AREA)
  • Manufacturing & Machinery (AREA)
  • Mechanical Engineering (AREA)
  • Transportation (AREA)
  • Combustion & Propulsion (AREA)
  • Chemical & Material Sciences (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Dicing (AREA)

Abstract

一种半导体装置及其制造方法，谋求可靠性的提高。在形成有焊盘电极53的硅晶片(51)的表面粘接玻璃衬底(56)。其次，形成从硅晶片(51)的背面到达焊盘电极(53)的通孔(81)，同时，形成沿切割线中心DS延伸，且从硅晶片(51)的背面贯通硅晶片(51)的槽(82)。然后，利用含有伴随加热处理的工序的各种工序在硅晶片(51)的背面形成缓冲层(60)、配线层(63)、焊接掩模(65)、焊球(66)。最后，将支承在玻璃衬底(56)上的硅晶片(51)切割成各个硅片(51A)。

Description

半导体装置及其制造方法
技术领域
本发明涉及芯片尺寸封装型的半导体装置及其制造方法。
背景技术
近年来，作为三维安装技术且作为新的封装技术，CSP(芯片尺寸封装Chip Size Package)正引起人们的关注。所谓CSP是指具有与半导体芯片的外形尺寸大致相同尺寸的小型封装。
目前，作为CSP之一种，BGA型半导体装置是众所周知的。该BGA型半导体装置中，在封装的一主面上格子状排列多个由焊锡等金属部件构成的球状导电端子，使其与搭载于封装其它面上的半导体芯片电连接。
而且，在将该BGA型半导体装置装入电子设备时，通过在印刷线路板上的配线图案上压装各导电端子，将半导体芯片和搭载在印刷线路板上的外部电路电连接。
这种BGA型半导体装置与具有向侧部突出的引脚的SOP(Small OutlinePackage)或QFP(Quad Flat Package)等其它CSP型的半导体装置相比，可设置多个导电端子，而且具有可小型化的优点。该BGA型半导体装置具有例如作为搭载于手机上的数字相机的图像传感器芯片的用途。
图13是现有BGA型半导体装置的概略结构图，图13(A)是该BGA型半导体装置表面侧的立体图。图13(B)是该BGA型半导体装置背面侧的立体图。
该BGA型半导体装置101中，在第一及第二玻璃衬底102、103之间介由环氧树脂105a、105b密封有半导体芯片104。在第二玻璃衬底103的一主面上，即BGA型半导体装置101的背面上格子状配置多个导电端子106。该导电端子106介由第二配线110与半导体芯片104连接。多个第二配线110上分别连接从半导体芯片104内部引出的铝配线，将各导电端子106和半导体芯片104电连接。
参照图14进一步详细说明该BGA型半导体装置101的断面结构。图14显示沿切割线分割为一个个芯片的BGA型半导体装置101的断面图。
在配置于半导体芯片104表面上的绝缘膜108上设有第一配线107。该半导体芯片104通过树脂层105a与第一玻璃衬底102粘接。另外，该半导体芯片104的背面通过树脂层105b与第二玻璃衬底103粘接。
而且，第一配线107的一端与第二配线110连接。该第二配线110从第一配线107的一端延伸到第二玻璃衬底103的表面。在延伸到第二玻璃衬底103上的第二配线上形成有球状的导电端子106。
上述的技术记载于例如以下的专利文献1中。
专利文献1：特表2002-512436号公报
但是，在所述的BGA型半导体装置101中，由于第一配线107和第二配线110的接触面积非常小，故可能在该接触部分产生断线。另外，第二配线110的分步敷层也有问题。因此，本发明在具有BGA的半导体装置及其制造方法中，谋求可靠性的提高。
另外，在所述的半导体装置中，由于在半导体芯片104上介由环氧树脂粘接玻璃衬底102、103，粘接膨胀系数各不相同的物体，故在伴随热处理的各种操作工序中会产生半导体晶片的挠曲，操作性恶化。
发明内容
本发明提供一种半导体装置的制造方法，其包括：准备形成有焊盘电极的半导体芯片半导体衬底，并在形成有所述焊盘电极的所述半导体衬底的第一主面上粘接支承体的工序；在形成用于从所述半导体衬底的第二主面露出所述焊盘电极的通孔的同时，形成在相邻半导体芯片的边界部分将该半导体衬底分离为各个半导体芯片而进行单片化的槽的工序。
本发明在上述工序之外，还具有在进行形成所述槽的工序后，加热粘接有所述支承体的所述半导体衬底的工序。
本发明提供一种半导体装置，其包括：在半导体芯片的第一主面上形成的焊盘电极；与形成有所述焊盘电极的半导体芯片的第一主面粘接的支承体；在所述半导体芯片的侧端部及背面部的被蚀刻的面。
本发明提供一种半导体装置，其包括：在半导体芯片的第一主面上形成的焊盘电极和在所述半导体芯片的侧端部及背面部的被蚀刻的面。
根据本发明，由于形成从半导体芯片的焊盘电极介由通孔直至其导电端子的配线，故可防止所述配线的断线或分步敷层的劣化。由此，可得到可靠性高的半导体装置。
另外，根据本发明，在加热粘接有支承衬底的半导体衬底的工序中，可最大限度地抑制支承衬底的热膨胀系数和半导体衬底的热膨胀系数的差异产生的挠曲。由此，可顺畅地进行向不同的工序搬运时的半导体衬底的运送，同时，可提高半导体装置的成品率。
根据本发明，由于在将粘接有支承衬底的半导体衬底分离成一个个半导体芯片后，半导体芯片的侧面被配线层及保护层覆盖，故可最大限度地防止水分侵入半导体芯片内。
附图说明
图1是说明本发明实施例的半导体装置制造方法的剖面图；
图2是说明本发明实施例的半导体装置制造方法的剖面图；
图3是说明本发明实施例的半导体装置制造方法的剖面图；
图4是说明本发明实施例的半导体装置制造方法的剖面图；
图5是说明本发明实施例的半导体装置制造方法的剖面图；
图6是说明本发明实施例的半导体装置制造方法的剖面图；
图7是说明本发明实施例的半导体装置制造方法的剖面图；
图8是说明本发明实施例的半导体装置制造方法的剖面图；
图9是说明本发明实施例的半导体装置制造方法的剖面图；
图10是说明本发明实施例的半导体装置制造方法的剖面图；
图11是说明本发明实施例的半导体装置及其制造方法的剖面图；
图12是说明本发明实施例的半导体装置制造方法的平面图；
图13(A)、(B)是说明现有的半导体装置的图；
图14是说明现有的半导体装置的图。
具体实施方式
其次，参照附图详细说明本实施例。首先，说明该半导体装置的结构。图11是该半导体装置的剖面图，其表示将经过后述的工序的半导体衬底即硅晶片51沿切割线区域DL的切割线中心DS分割成各个半导体芯片的情况。
作为半导体芯片的硅片51A是例如CCD(Charge Coupled Device)图像传感器芯片，在作为其第一主面的表面上介由BPSG等层间绝缘膜52形成有焊盘电极53。该焊盘电极53是将通常的用于引线接合的焊盘电极扩大到切割线区域DL的电极，其被称为扩张焊盘电极。
该焊盘电极53被氮化硅膜等钝化膜54覆盖。在形成有该焊盘电极53的硅片51A的表面上介由例如由环氧树脂构成的树脂层55粘接有玻璃衬底56。玻璃衬底56被作为保护硅片51A的保护衬底，及支承硅片51A的支承衬底使用。
在硅片51A为CCD图像传感器芯片时，由于必须利用硅片51A表面的CCD器件接收来自外部的光，故必须使用玻璃衬底56这样的透明衬底或半透明衬底。在硅片51A不接收或发射光时，也可以使用不透明衬底。
然后，形成从硅片51A的作为第二主面的背面到达焊盘电极53的通孔81。另外，在通孔81的侧壁及硅片51A的侧面形成侧壁绝缘膜59A。侧壁绝缘膜59A是使后述的配线层63和硅片51A电绝缘的绝缘膜。
另外，在硅片51A的背面与通孔81邻接的区域介由第一绝缘膜57形成缓冲层60。
然后，形成通过该通孔81电连接到焊盘电极53上，且从通孔81延伸到硅片51A的背面上及侧面的配线层63。配线层63也被称为再配线层，是例如在铜(Cu)上层积了Ni/Au等阻挡层64的结构。
在配线层63的下层设有籽晶层61，这是构成在利用电镀形成配线层63时使用的镀敷电极的金属层。配线层63向硅片51A的背面上延伸，覆盖缓冲层60。
然后，利用作为保护层的焊接掩模65覆盖配线层63，在焊接掩模65上，在缓冲层60上的部分形成开口部K。通过该焊接掩模65的开口部K搭载有作为导电端子的焊球66。由此，将焊球66和配线层63电连接。通过形成多个这种焊球66，可得到BGA结构。
这样，可进行从硅片51A的焊盘电极53直至形成在其背面的焊球66的配线。另外，由于通过通孔81进行配线，故不易引起断线，分步敷层也好。进而配线的机械强度也高。
由于硅片51A的侧面被配线层63及焊接掩模65覆盖，故可最大限度地防止水分向硅片51A内部侵入。
由于焊球66被配置在缓冲层60上，故在介由该焊球66将该半导体装置向印刷线路板上搭载时，缓冲层60作为一种缓冲器起作用，可缓和其冲击，防止损伤焊球66或作为主体的半导体装置。
另外，焊球66的形成位置比硅片51A的背面高出缓冲层60的厚度的量。由此，在将该半导体装置搭载于印刷线路板上时，可防止因印刷线路板和焊球66的热膨胀系数之差产生的应力而损伤焊球66或硅片51A。
另外，缓冲层60可使用有机绝缘物、无机绝缘物、金属、硅、光致抗蚀剂等各种材质，但要使其作为缓冲器起作用，则富有弹性的有机绝缘物、无机绝缘物、光致抗蚀剂等适合。
硅片51A也可以是GaAs、Ge、Si-Ge等其它材料的半导体芯片。
下面，说明上述本实施例的半导体装置的制造方法。如图1所示，在作为半导体衬底的硅晶片51的第一主面即表面上形成未图示的半导体集成电路(例如CCD图像传感器)。另外，图1表示在后述的切割工序中被切割的予定的邻接芯片的边界(即切割线区域DL附近)的剖面。
在该硅晶片51的表面上介由BPSG等层间绝缘膜52形成一对焊盘电极53。该一对焊盘电极53由铝、铝合金、铜等金属层构成，其厚度为1μm左右。另外，将一对焊盘电极53向切割线区域DL扩张，并将其扩张的端部配置在切割线区域DL的切割线中心DS的附近。
然后，形成覆盖一对焊盘电极53的氮化硅膜等的钝化膜54，进而在该钝化膜54上涂敷例如由环氧树脂构成的树脂层55。
然后，介由该树脂层55将玻璃衬底56粘接在硅晶片51的表面上。该玻璃衬底66作为硅晶片51的保护衬底或支承衬底起作用。另外，支承衬底不限于玻璃衬底56，也可以为例如金属衬底或由有机物构成的衬底状件或带状衬底。之后，在粘接了该玻璃衬底56的状态下，根据需要进行硅晶片51的背面蚀刻，即所谓的背面研磨，将其厚度加工为150μm左右。
然后，使用酸(例如HF和硝酸等的混合液)作为蚀刻剂，将硅晶片51蚀刻20μm左右。由此，机械地除去背面研磨产生的硅晶片51的机械性损伤层，对改善形成于硅晶片51表面上的器件的特性是有效的。在本实施例中，硅晶片51的最终完成的厚度为130μm左右，但也可以对应器件的种类进行适当的选择。
然后，在利用所述工序研削背面后的硅晶片51背面的整个面上形成第一绝缘膜57。该第一绝缘膜57通过例如等离子CVD法形成，且适用PE-SiO2膜或PE-SiN膜。另外，也可以省去第一绝缘膜57的形成。
其次，如图2所示，选择性地在第一绝缘膜57上形成光致抗蚀剂层58。以该光致抗蚀剂层58为掩模，进行第一绝缘膜57及硅晶片51的蚀刻。通过该蚀刻形成贯通硅晶片51的通孔81，同时，形成沿切割线区域DL的切割线中心DS附近延伸且贯通硅晶片51的槽82。另外，也可以省略所述第一绝缘膜57的形成工序，此时，以直接形成在硅晶片51上的光致抗蚀剂层58为掩模，进行硅晶片51的蚀刻。
要形成通孔81及槽82，有湿蚀刻方法和使用干蚀刻的方法。在本实施例中，使用至少包括SF6、O2或C2F4、C4F8或CHF3等CF系气体的蚀刻气体进行干蚀刻。关于通孔81，为了使后述的籽晶层61的包覆性良好，其断面形状也可以加工成正锥形。这样，通孔81和沿切割线形成的槽82具有被蚀刻的面。
在此，在通孔81的底部露出层间绝缘膜52，且与其相接具有焊盘电极53。通孔81的宽度为40μm左右，其长度为200μm左右。另外，在槽82的底部也露出层间绝缘膜52。槽82的深度与通孔81的长度相同(或相同程度)。即，利用槽82将硅晶片51在与玻璃衬底56粘接的状态下分离成各个硅片。由此，在后述的工序中，在进行加热处理(例如之后说明的喷溅工序中的加热处理或焊锡回流时的热处理)时，由于硅晶片51被单片化，故对应目前这样的硅晶片51的热膨胀系数的膨胀或收缩被分断，对应该热膨胀系数的膨胀或收缩被降低，只需考虑对应玻璃衬底56的热膨胀系数的膨胀或收缩即可，故与现有技术相比，可大幅度地降低挠曲的程度。另外，通过同时考虑对应作为粘接剂使用的环氧树脂的热膨胀系数的膨胀或收缩，进一步提高可靠性。
另外，在形成于硅晶片51上的通孔81、槽82及切割线区域DL的位置关系成为如从硅晶片51背面看时的平面图即图12所示。另外，焊盘电极53不限定于沿切割线形成。
其次，如图3所示，在形成有通孔81及槽82的硅晶片51的背面整体上形成第二绝缘膜59。第二绝缘膜59通过例如等离子CVD法形成，PE-SiO2膜或PE-SiN膜适用。第二绝缘膜59在通孔81的底部、侧壁、槽82的底部、侧壁及第一绝缘膜57上形成。
其次，如图4所示，邻接通孔81，在第二绝缘膜59上形成缓冲层60。缓冲层60可使用抗蚀剂薄膜，通过掩模曝光及显影处理形成在规定的区域。缓冲层60不限于此，也可以使用有机绝缘物或无机绝缘物、金属、硅、光致抗蚀剂等各种材料，但要使其具有缓冲器的功能，则富有弹性的有机绝缘物或无机绝缘物、光致抗蚀剂等适用。另外，也可以省略所述缓冲层60。
其次，如图5所示，不使用光致抗蚀剂层，进行各向异性干蚀刻。由此，仅在通孔81的侧壁及槽82的侧壁留下第二绝缘膜59，将其作为侧壁绝缘膜59A。另外，蚀刻除去位于通孔81和槽82底部的第二绝缘膜59及层间绝缘膜52。在通孔81的底部露出焊盘电极53。
这样，在本实施例中，在形成通孔81后，在通孔81内形成第二绝缘膜59，在形成缓冲层60后，蚀刻除去位于通孔81底部的第二绝缘膜59及层间绝缘膜52，露出焊盘电极53。
与此相对，也可以在蚀刻通孔81的底部并露出焊盘电极53之后，形成缓冲层60，但这种情况下，在形成缓冲层60时，露出的通孔81的底部被污染，之后，在通孔81内形成的配线层63和焊盘电极53的电连接可能产生不良。因此，如本实施例，最好在形成缓冲层60后，蚀刻通孔81的底部，由此可得到配线层63和焊盘电极53的良好的电连接。
另外，在图5的工序形成缓冲层60后，蚀刻通孔81内的绝缘膜，形成侧壁绝缘膜59A，利用该蚀刻将缓冲层60的表面粗糙化，还具有提高和后述的籽晶层61的附着性的优点。
其次，说明形成配线层63的工序。如图6所示，利用伴随加热处理的喷溅法、MOCVD法、无电解镀敷法等任意一种方法在从硅晶片51的背面侧到包括通孔81内及槽82内的硅晶片51的背面整体形成籽晶层61。籽晶层例如由铜(Cu)层、或钛钨(TiW)层或氮化钛(TiN)层、氮化钽(TaN)层等势垒金属层、或铜(Cu)层和势垒金属层的层积结构形成。在此，在通孔81内形成籽晶层61，使其与焊盘电极53电连接，且覆盖侧壁绝缘膜59A。
籽晶层61也覆盖缓冲层60。在此，构成籽晶层61的势垒金属层防止铜(Cu)通过侧壁绝缘膜59A扩散到硅晶片51中。但在侧壁绝缘膜59A有氮化硅膜(SiN膜)形成的情况下，由于氮化硅膜(SiN膜)构成相对铜扩散的势垒，故籽晶层61可仅由铜构成。
该籽晶层61为了后述的电镀时的镀敷成长而构成镀敷电极。其厚度为1μm左右即可。另外，在将通孔81加工成正锥形时，籽晶层61的形成可使用喷溅法。
其次，如图7所示，通过进行铜(Cu)的电镀形成配线层63。配线层63从通孔81引出到硅晶片51的背面，在该背面上延伸，覆盖缓冲层60。由此，配线层63与焊盘电极53电连接。另外，配线层53从硅晶片51的背面向槽82内延伸，覆盖其侧壁及底部。
另外，在图7中，配线层63被完全埋入通孔81内，但通过调整镀敷时间，也可以不完全埋入。另外，配线层63通过电镀被埋入通孔VH内而形成，但不限于此，也可以通过其它方法形成。例如，配线层63可通过CVD法或MOCVD法，或向通孔81内埋入铜(Cu)或铝(Al)等金属的方法形成。另外，配线层63可在硅晶片51背面的规定区域形成所希望的条数。
这样，由于介由通孔81形成从硅片51A的焊盘电极53到焊球66的配线层63，故与现有技术相比，可降低配线层63的断线或分布敷层的劣化。由此，与现有例相比，可得到可靠性高的BGA型半导体装置。
其次，如图8所示，利用镍(Ni)、金(Au)的无电解镀敷或喷溅法在配线层63上形成由Ni/Au层构成的阻挡层64。然后，如图9所示，在配线层63上覆盖作为保护层的焊接掩模65。焊接掩模65的缓冲层60上的部分被除去，设置开口部K。
然后，如图10所示，使用网印法在配线层63的规定区域上印刷焊锡，通过热处理使该焊锡回流，形成焊球66。焊球66不限于焊锡，也可以使用无铅低熔点金属材料形成。另外，焊球66可自由地选择其数量或形成区域而形成。不限于焊锡，也可以通过镀敷形成。
在此，焊球66形成在比硅片51A的背面高缓冲层60的膜厚的量的位置。由此，容易吸收该半导体装置向印刷线路板安装时产生的应力，可大幅度地防止焊球66的损伤。另外，由于焊球66形成在缓冲层60上，故可缓和向印刷线路板上安装半导体装置时的冲击，防止损伤半导体装置。
然后，如图11所示，沿切割线区域DL的切割线中心DS进行切割工序，将硅晶片51分割成多个硅片51A。在该切割工序中使用切割片进行切削。
在此，槽82形成各硅片51A的侧面。该硅片51A的侧面被侧壁绝缘膜59A、籽晶层61、配线层63、阻挡层64、焊接掩模65覆盖。由此，可最大限度地防止水分侵入硅片51内。
在所述的工序中，由于在伴随加热处理的工序，即利用喷溅法形成籽晶层61等时、或利用焊锡的回流形成焊球66时，硅晶片51在被槽82隔断的状态下支承在玻璃衬底56上(参照图12)，故玻璃衬底56和硅晶片51的热膨胀系数的差异产生的挠曲减小。由此，可顺畅地进行向不同工序前进时硅晶片51的搬运，同时，可提高半导体装置的成品率。
另外，在所述本实施例中，形成将通常用于引线接合的焊盘电极扩张到切割线区域DL而构成的焊盘电极53，但不限于此，也可以直接使用不扩张到切割线区域DL的通常用于引线接合的焊盘电极代替焊盘电极53。此时，只要使通孔81的形成位置与该焊盘电极对准即可，其它工序完全相同。
另外，本发明适用于形成有焊球66的BGA型半导体装置及其制造方法，但本发明不限于此，即，只要在形成贯通硅晶片的通孔的工序之后，包括伴随加热处理的工序，则本发明也适用于不形成焊球的半导体装置及其制造方法。例如也适用于LGA(Land Grid Array)型半导体装置及其制造方法。

Claims (11)

1.一种半导体装置的制造方法，其特征在于，包括：准备具有多个形成有焊盘电极的半导体芯片的半导体衬底，并在形成有所述焊盘电极的所述半导体衬底的第一主面上粘接支承体的工序；在形成用于从所述半导体衬底的第二主面露出所述焊盘电极的通孔的同时，形成在相邻半导体芯片的边界部分将该半导体衬底分离为各个半导体芯片而进行单片化的槽的工序。
2.如权利要求1所述的半导体装置的制造方法，其特征在于，具有在形成所述槽的工序后，加热粘接有所述支承体的所述半导体衬底的工序。
3.如权利要求1或2所述的半导体装置的制造方法，其特征在于，包括：在包括所述通孔内部的所述半导体衬底的第二主面上形成绝缘膜的工序；蚀刻所述绝缘膜，除去位于所述通孔底部的绝缘膜而使所述焊盘电极露出的工序；形成通过所述通孔与所述焊盘电极电连接的配线层的工序。
4.如权利要求3所述的半导体装置的制造方法，其特征在于，形成所述配线层的工序通过镀敷法或喷溅法进行。
5.如权利要求3所述的半导体装置的制造方法，其特征在于，具有形成覆盖在所述配线层上的保护层的工序和在所述配线层上形成导电端子的工序。
6.如权利要求1所述的半导体装置的制造方法，其特征在于，所述支承体由玻璃衬底、金属衬底、有机物构成的衬底或支承带构成。
7.一种半导体装置，其特征在于，包括：在半导体芯片的第一主面上形成的焊盘电极；与形成有所述焊盘电极的半导体芯片的第一主面粘接的支承体；在所述半导体芯片的侧端部及背面部的被蚀刻的面；从所述半导体芯片的第二主面将所述焊盘电极露出的通孔；在所述通孔的侧壁及所述半导体芯片的侧面形成的侧壁绝缘膜；通过所述通孔与所述焊盘电极电连接的配线层。
8.一种半导体装置，其特征在于，包括：在半导体芯片的第一主面上形成的焊盘电极；在所述半导体芯片的侧端部及背面部的被蚀刻的面；从所述半导体芯片的第二主面将所述焊盘电极露出的通孔；在所述通孔的侧壁及所述半导体芯片的侧面形成的侧壁绝缘膜；通过所述通孔与所述焊盘电极电连接的配线层。
9.如权利要求7或8所述的半导体装置，其特征在于，所述配线层通过镀敷法或喷溅法形成。
10.如权利要求9所述的半导体装置，其特征在于，包括以覆盖在所述配线层上的方式形成的保护层，和在所述配线层上形成的导电端子。
11.如权利要求7所述的半导体装置，其特征在于，所述支承体由玻璃衬底、金属衬底、有机物构成的衬底或支承带构成。
CNB2005100093647A 2004-02-17 2005-02-17 半导体装置及其制造方法 Active CN100385621C (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP040408/2004 2004-02-17
JP2004040408A JP4307284B2 (ja) 2004-02-17 2004-02-17 半導体装置の製造方法
JP040408/04 2004-02-17

Publications (2)

Publication Number Publication Date
CN1658372A CN1658372A (zh) 2005-08-24
CN100385621C true CN100385621C (zh) 2008-04-30

Family

ID=34697998

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2005100093647A Active CN100385621C (zh) 2004-02-17 2005-02-17 半导体装置及其制造方法

Country Status (6)

Country Link
US (1) US8278213B2 (zh)
EP (1) EP1564807B1 (zh)
JP (1) JP4307284B2 (zh)
KR (1) KR100671921B1 (zh)
CN (1) CN100385621C (zh)
TW (1) TWI346995B (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102810549A (zh) * 2012-08-29 2012-12-05 格科微电子（上海）有限公司 图像传感器的晶圆级封装的制作方法
CN108269812A (zh) * 2017-12-20 2018-07-10 武汉新芯集成电路制造有限公司 一种优化的芯片级封装工艺方法

Families Citing this family (55)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI272683B (en) * 2004-05-24 2007-02-01 Sanyo Electric Co Semiconductor device and manufacturing method thereof
JP3988777B2 (ja) * 2005-07-29 2007-10-10 オムロン株式会社 表面実装用の半導体パッケージおよびその製造方法
TWI397972B (zh) * 2005-08-26 2013-06-01 Hitachi Ltd Semiconductor device manufacturing method
JP4745007B2 (ja) * 2005-09-29 2011-08-10 三洋電機株式会社 半導体装置及びその製造方法
JP2007273941A (ja) * 2006-03-07 2007-10-18 Sanyo Semiconductor Co Ltd 半導体装置の製造方法
JP2007317839A (ja) * 2006-05-25 2007-12-06 Sanyo Electric Co Ltd 半導体装置およびその製造方法
JP5143382B2 (ja) 2006-07-27 2013-02-13 オンセミコンダクター・トレーディング・リミテッド 半導体装置及びその製造方法
US8101464B2 (en) 2006-08-30 2012-01-24 Micron Technology, Inc. Microelectronic devices and methods for manufacturing microelectronic devices
JP4773307B2 (ja) 2006-09-15 2011-09-14 Ｏｋｉセミコンダクタ株式会社 半導体装置の製造方法
US20080136012A1 (en) * 2006-12-08 2008-06-12 Advanced Chip Engineering Technology Inc. Imagine sensor package and forming method of the same
TWI341584B (en) * 2007-02-26 2011-05-01 Siliconware Precision Industries Co Ltd Sensor-type semiconductor package and manufacturing method thereof
US7595220B2 (en) * 2007-06-29 2009-09-29 Visera Technologies Company Limited Image sensor package and fabrication method thereof
TWI353667B (en) * 2007-07-13 2011-12-01 Xintec Inc Image sensor package and fabrication method thereo
JP2009021462A (ja) * 2007-07-13 2009-01-29 Disco Abrasive Syst Ltd ウェーハの加工方法
DE102007035902A1 (de) * 2007-07-31 2009-02-05 Siemens Ag Verfahren zum Herstellen eines elektronischen Bausteins und elektronischer Baustein
US8928121B2 (en) * 2007-11-12 2015-01-06 Nxp B.V. Thermal stress reduction
JP4939452B2 (ja) * 2008-02-07 2012-05-23 ラピスセミコンダクタ株式会社 半導体装置の製造方法
US8072079B2 (en) * 2008-03-27 2011-12-06 Stats Chippac, Ltd. Through hole vias at saw streets including protrusions or recesses for interconnection
JP5271610B2 (ja) * 2008-06-12 2013-08-21 ラピスセミコンダクタ株式会社 半導体装置の製造方法
JP5455538B2 (ja) * 2008-10-21 2014-03-26 キヤノン株式会社 半導体装置及びその製造方法
JP2010103300A (ja) * 2008-10-23 2010-05-06 Sanyo Electric Co Ltd 半導体装置及びその製造方法
TWI388038B (zh) * 2009-07-23 2013-03-01 Ind Tech Res Inst 感測元件結構與製造方法
US9502612B2 (en) 2009-09-20 2016-11-22 Viagan Ltd. Light emitting diode package with enhanced heat conduction
WO2011033516A1 (en) * 2009-09-20 2011-03-24 Viagan Ltd. Wafer level packaging of electronic devices
US8697574B2 (en) 2009-09-25 2014-04-15 Infineon Technologies Ag Through substrate features in semiconductor substrates
EP2306506B1 (en) * 2009-10-01 2013-07-31 ams AG Method of producing a semiconductor device having a through-wafer interconnect
JP5532867B2 (ja) * 2009-11-30 2014-06-25 ソニー株式会社 固体撮像装置及びその製造方法、並びに固体撮像素子の製造方法及び半導体装置
CN102088012B (zh) * 2009-12-07 2013-04-17 精材科技股份有限公司 电子元件封装体及其制造方法
US8471289B2 (en) * 2009-12-28 2013-06-25 Sanyo Electric Co., Ltd. Semiconductor laser device, optical pickup device and semiconductor device
WO2011103813A1 (en) * 2010-02-26 2011-09-01 Xintec Inc. Chip package and fabrication method thereof
KR20110134703A (ko) 2010-06-09 2011-12-15 삼성전자주식회사 반도체 패키지의 제조 방법
JP2010245571A (ja) * 2010-07-23 2010-10-28 Oki Semiconductor Co Ltd 半導体装置の製造方法
KR101712630B1 (ko) 2010-12-20 2017-03-07 삼성전자 주식회사 반도체 소자의 형성 방법
US9711403B2 (en) * 2011-01-17 2017-07-18 Xintec Inc. Method for forming chip package
US8941137B2 (en) 2011-03-06 2015-01-27 Mordehai MARGALIT Light emitting diode package and method of manufacture
US8987855B2 (en) * 2011-08-04 2015-03-24 Taiwan Semiconductor Manufacturing Company, Ltd. Pad structures formed in double openings in dielectric layers
US8629043B2 (en) * 2011-11-16 2014-01-14 Taiwan Semiconductor Manufacturing Company, Ltd. Methods for de-bonding carriers
EP2693467B1 (en) * 2012-08-01 2015-11-18 ams AG A method of producing a semiconductor device having an interconnect through the substrate
US9123732B2 (en) * 2012-09-28 2015-09-01 Intel Corporation Die warpage control for thin die assembly
US20140151095A1 (en) * 2012-12-05 2014-06-05 Samsung Electro-Mechanics Co., Ltd. Printed circuit board and method for manufacturing the same
TWI487440B (zh) * 2013-02-05 2015-06-01 Nan Ya Printed Circuit Board 印刷電路板及其製作方法
KR20140104778A (ko) 2013-02-21 2014-08-29 삼성전자주식회사 관통전극을 갖는 반도체 소자의 제조방법
TWI633640B (zh) * 2013-12-16 2018-08-21 新力股份有限公司 Semiconductor element, method of manufacturing semiconductor element, and electronic device
US9431350B2 (en) * 2014-03-20 2016-08-30 United Microelectronics Corp. Crack-stopping structure and method for forming the same
US9548248B2 (en) 2014-08-07 2017-01-17 Infineon Technologies Ag Method of processing a substrate and a method of processing a wafer
US9478453B2 (en) 2014-09-17 2016-10-25 International Business Machines Corporation Sacrificial carrier dicing of semiconductor wafers
CN104393009B (zh) * 2014-11-23 2017-02-01 北京工业大学 包含硅通孔的高可靠性影像传感器封装
CN104392958A (zh) * 2014-11-23 2015-03-04 北京工业大学 晶圆级含硅通孔的半导体封装方法
CN104465581A (zh) * 2014-11-23 2015-03-25 北京工业大学 一种低成本高可靠性芯片尺寸cis封装
KR101637186B1 (ko) * 2014-11-24 2016-07-07 주식회사 에스에프에이반도체 관통 실리콘 비아 웨이퍼의 집적회로 분단 방법
JP6843570B2 (ja) * 2016-09-28 2021-03-17 キヤノン株式会社 半導体装置の製造方法
CN108878461A (zh) * 2017-05-08 2018-11-23 中芯国际集成电路制造(上海)有限公司 半导体器件及其制造方法
FR3104317A1 (fr) 2019-12-04 2021-06-11 Stmicroelectronics (Tours) Sas Procédé de fabrication de puces électroniques
KR102550141B1 (ko) * 2021-07-19 2023-07-03 네패스 하임 반도체 패키지
KR102550142B1 (ko) * 2021-07-23 2023-07-03 네패스 하임 반도체 패키지

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5814889A (en) * 1995-06-05 1998-09-29 Harris Corporation Intergrated circuit with coaxial isolation and method
JP2002025948A (ja) * 2000-07-10 2002-01-25 Canon Inc ウエハーの分割方法、半導体デバイス、および半導体デバイスの製造方法
US6406934B1 (en) * 2000-09-05 2002-06-18 Amkor Technology, Inc. Wafer level production of chip size semiconductor packages
CN1392610A (zh) * 2001-06-14 2003-01-22 新光电气工业株式会社 半导体器件及其生产方法
CN1445829A (zh) * 2002-03-20 2003-10-01 裕沛科技股份有限公司 一种晶圆型态封装及其制作方法
US6630725B1 (en) * 2000-10-06 2003-10-07 Motorola, Inc. Electronic component and method of manufacture
CN1453865A (zh) * 2002-04-23 2003-11-05 三洋电机株式会社 半导体装置及其制造方法
CN1469447A (zh) * 2002-06-18 2004-01-21 ������������ʽ���� 半导体装置的制造方法

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0215652A (ja) * 1988-07-01 1990-01-19 Mitsubishi Electric Corp 半導体装置及びその製造方法
DE4314907C1 (de) 1993-05-05 1994-08-25 Siemens Ag Verfahren zur Herstellung von vertikal miteinander elektrisch leitend kontaktierten Halbleiterbauelementen
DE4433845A1 (de) 1994-09-22 1996-03-28 Fraunhofer Ges Forschung Verfahren zur Herstellung einer dreidimensionalen integrierten Schaltung
US5851928A (en) 1995-11-27 1998-12-22 Motorola, Inc. Method of etching a semiconductor substrate
IL123207A0 (en) 1998-02-06 1998-09-24 Shellcase Ltd Integrated circuit device
KR100298827B1 (ko) 1999-07-09 2001-11-01 윤종용 재배선 기판을 사용한 웨이퍼 레벨 칩 스케일 패키지 제조방법
JP2001176898A (ja) 1999-12-20 2001-06-29 Mitsui High Tec Inc 半導体パッケージの製造方法
JP2002094082A (ja) 2000-07-11 2002-03-29 Seiko Epson Corp 光素子及びその製造方法並びに電子機器
US6379982B1 (en) * 2000-08-17 2002-04-30 Micron Technology, Inc. Wafer on wafer packaging and method of fabrication for full-wafer burn-in and testing
JP2002100709A (ja) 2000-09-21 2002-04-05 Hitachi Ltd 半導体装置及びその製造方法
JP4183375B2 (ja) * 2000-10-04 2008-11-19 沖電気工業株式会社 半導体装置及びその製造方法
US6693358B2 (en) * 2000-10-23 2004-02-17 Matsushita Electric Industrial Co., Ltd. Semiconductor chip, wiring board and manufacturing process thereof as well as semiconductor device
WO2003019653A2 (de) 2001-08-24 2003-03-06 Schott Glas Verfahren zum kontaktieren und gehäusen von integrierten schaltungen
US6697013B2 (en) 2001-12-06 2004-02-24 Atheros Communications, Inc. Radar detection and dynamic frequency selection for wireless local area networks
JP4401330B2 (ja) 2002-04-23 2010-01-20 三洋電機株式会社 半導体装置及びその製造方法
TWI227050B (en) 2002-10-11 2005-01-21 Sanyo Electric Co Semiconductor device and method for manufacturing the same
JP4130158B2 (ja) 2003-06-09 2008-08-06 三洋電機株式会社 半導体装置の製造方法、半導体装置

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5814889A (en) * 1995-06-05 1998-09-29 Harris Corporation Intergrated circuit with coaxial isolation and method
JP2002025948A (ja) * 2000-07-10 2002-01-25 Canon Inc ウエハーの分割方法、半導体デバイス、および半導体デバイスの製造方法
US6406934B1 (en) * 2000-09-05 2002-06-18 Amkor Technology, Inc. Wafer level production of chip size semiconductor packages
US6630725B1 (en) * 2000-10-06 2003-10-07 Motorola, Inc. Electronic component and method of manufacture
CN1392610A (zh) * 2001-06-14 2003-01-22 新光电气工业株式会社 半导体器件及其生产方法
CN1445829A (zh) * 2002-03-20 2003-10-01 裕沛科技股份有限公司 一种晶圆型态封装及其制作方法
CN1453865A (zh) * 2002-04-23 2003-11-05 三洋电机株式会社 半导体装置及其制造方法
CN1469447A (zh) * 2002-06-18 2004-01-21 ������������ʽ���� 半导体装置的制造方法

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102810549A (zh) * 2012-08-29 2012-12-05 格科微电子（上海）有限公司 图像传感器的晶圆级封装的制作方法
CN102810549B (zh) * 2012-08-29 2015-04-01 格科微电子（上海）有限公司 图像传感器的晶圆级封装的制作方法
CN108269812A (zh) * 2017-12-20 2018-07-10 武汉新芯集成电路制造有限公司 一种优化的芯片级封装工艺方法
CN108269812B (zh) * 2017-12-20 2019-02-15 武汉新芯集成电路制造有限公司 一种优化的芯片级封装工艺方法

Also Published As

Publication number Publication date
EP1564807B1 (en) 2013-04-10
US8278213B2 (en) 2012-10-02
JP4307284B2 (ja) 2009-08-05
JP2005235859A (ja) 2005-09-02
CN1658372A (zh) 2005-08-24
KR100671921B1 (ko) 2007-01-24
KR20060041997A (ko) 2006-05-12
EP1564807A2 (en) 2005-08-17
US20050194670A1 (en) 2005-09-08
TWI346995B (en) 2011-08-11
EP1564807A3 (en) 2008-10-01
TW200531228A (en) 2005-09-16

Similar Documents

Publication Publication Date Title
CN100385621C (zh) 半导体装置及其制造方法
CN100383938C (zh) 半导体装置及其制造方法
CN100428455C (zh) 半导体装置及其制造方法
US7622810B2 (en) Semiconductor device and manufacturing method thereof
CN100429770C (zh) 半导体装置及其制造方法
CN100370607C (zh) 半导体装置及其制造方法
US7939948B2 (en) Interconnect structures with bond-pads and methods of forming bump sites on bond-pads
KR100604049B1 (ko) 반도체 칩 패키지 및 그 제조방법
EP1482553A2 (en) Semiconductor device and manufacturing method thereof
JP3970210B2 (ja) 半導体装置の製造方法
JP3970211B2 (ja) 半導体装置及びその製造方法
JP4544902B2 (ja) 半導体装置及びその製造方法
JP2004153260A (ja) 半導体装置及びその製造方法
JP4282514B2 (ja) 半導体装置の製造方法
JP4845986B2 (ja) 半導体装置
JP2004273561A (ja) 半導体装置及びその製造方法
JP4769926B2 (ja) 半導体装置及びその製造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant