CH626484A5 - - Google Patents

Download PDF

Info

Publication number
CH626484A5
CH626484A5 CH212878A CH212878A CH626484A5 CH 626484 A5 CH626484 A5 CH 626484A5 CH 212878 A CH212878 A CH 212878A CH 212878 A CH212878 A CH 212878A CH 626484 A5 CH626484 A5 CH 626484A5
Authority
CH
Switzerland
Prior art keywords
pulse
computer
clock
comparator
buffer memory
Prior art date
Application number
CH212878A
Other languages
German (de)
English (en)
Inventor
Ake Kenneth Berg
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Publication of CH626484A5 publication Critical patent/CH626484A5/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
    • G06F5/12—Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations
    • G06F5/14—Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations for overflow or underflow handling, e.g. full or empty flags
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2205/00—Indexing scheme relating to group G06F5/00; Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F2205/10—Indexing scheme relating to groups G06F5/10 - G06F5/14
    • G06F2205/102—Avoiding metastability, i.e. preventing hazards, e.g. by using Gray code counters

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Hardware Redundancy (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Stereo-Broadcasting Methods (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Manufacturing Of Electric Cables (AREA)
  • Computer And Data Communications (AREA)
  • Storage Device Security (AREA)
CH212878A 1977-03-01 1978-02-28 CH626484A5 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE7702263A SE399773B (sv) 1977-03-01 1977-03-01 Adress- och avbrottsignalgenerator

Publications (1)

Publication Number Publication Date
CH626484A5 true CH626484A5 (fr) 1981-11-13

Family

ID=20330590

Family Applications (1)

Application Number Title Priority Date Filing Date
CH212878A CH626484A5 (fr) 1977-03-01 1978-02-28

Country Status (24)

Country Link
US (1) US4208713A (fr)
JP (1) JPS53109437A (fr)
AU (1) AU517304B2 (fr)
BE (1) BE864150A (fr)
BR (1) BR7801210A (fr)
CA (1) CA1099363A (fr)
CH (1) CH626484A5 (fr)
DD (1) DD134177A5 (fr)
DE (1) DE2807175C2 (fr)
DK (1) DK91478A (fr)
EG (1) EG13276A (fr)
ES (1) ES467392A1 (fr)
FI (1) FI63499C (fr)
FR (1) FR2382719B1 (fr)
GB (1) GB1575868A (fr)
HU (1) HU176778B (fr)
IN (1) IN148500B (fr)
IT (1) IT1092895B (fr)
MX (1) MX143953A (fr)
NL (1) NL7802066A (fr)
NO (1) NO146006C (fr)
PL (1) PL113598B1 (fr)
SE (1) SE399773B (fr)
YU (1) YU45378A (fr)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0012497B1 (fr) * 1978-09-29 1984-11-28 The Marconi Company Limited Appareil et méthode utilisant une mémoire pour traiter des signaux d'image de télévision et d'autres informations
CA1143856A (fr) * 1979-09-26 1983-03-29 Anthony K. Fung Structure a file d'attente circulaire
JPS6057090B2 (ja) * 1980-09-19 1985-12-13 株式会社日立製作所 データ記憶装置およびそれを用いた処理装置
DE3118621A1 (de) * 1981-05-11 1982-11-25 Siemens AG, 1000 Berlin und 8000 München Anordnung zum auslesen eindeutiger informationen aus einem digitalen schaltwerk bei zueinander asynchronen steuersignalen fuer das weiterschalten des schaltwerks und das uebernehmen der informationen
US4433391A (en) * 1981-08-17 1984-02-21 Burroughs Corporation Buffered handshake bus with transmission and response counters for avoiding receiver overflow
DE3203070C2 (de) * 1982-01-30 1984-01-05 Standard Elektrik Lorenz Ag, 7000 Stuttgart Schaltungsanordnung zum Steuern von Anlagen im Echtzeitbetrieb, insbesondere von Fernmeldevermittlungsanlagen
DE3213345C2 (de) * 1982-04-08 1984-11-22 Siemens Ag, 1000 Berlin Und 8000 Muenchen Datenübertragungseinrichtung zwischen zwei asynchron gesteuerten Datenverarbeitungssystemen
DE3305693A1 (de) * 1983-02-18 1984-08-30 Nixdorf Computer Ag Schaltungsanordnung zur zwischenspeicherung von befehlsworten
DE3431785A1 (de) * 1984-08-29 1986-03-13 Siemens AG, 1000 Berlin und 8000 München Schaltungsanordnung fuer einen nach dem warteschlangenprinzip arbeitenden steuerspeicher (fifo-speicher)
JPH084340B2 (ja) * 1985-08-07 1996-01-17 セイコーエプソン株式会社 インタ−フエイス装置
US5179692A (en) * 1985-08-07 1993-01-12 Seiko Epson Corporation Emulation device for driving a LCD with signals formatted for a CRT display
US4860246A (en) * 1985-08-07 1989-08-22 Seiko Epson Corporation Emulation device for driving a LCD with a CRT display
JPS6237750A (ja) * 1985-08-12 1987-02-18 Matsushita Electric Ind Co Ltd アドレス発生回路
US4717950A (en) * 1985-10-17 1988-01-05 Ampex Corporation Signal phase control by memory cycle read/write groups unlock
JPS6361325A (ja) * 1986-09-02 1988-03-17 Canon Inc デ−タ入出力メモリ
JPS6361324A (ja) * 1986-09-02 1988-03-17 Canon Inc デ−タ入出力メモリ
JPS6429926A (en) * 1987-07-24 1989-01-31 Matsushita Electric Ind Co Ltd Fifo circuit
EP0342107B1 (fr) * 1988-05-09 1996-07-17 STMicroelectronics, Inc. Indicateur pour un tampon PEPS
JPH0237422A (ja) * 1988-07-28 1990-02-07 Oki Electric Ind Co Ltd 数値管理方式
US5206817A (en) * 1989-03-31 1993-04-27 Sgs-Thomson Microelectronics, Inc. Pipelined circuitry for allowing the comparison of the relative difference between two asynchronous pointers and a programmable value
US4994830A (en) * 1990-01-22 1991-02-19 Eastman Kodak Company Tele pan camera data back shifts and reduces printed data with changes in mode
JP2604482B2 (ja) * 1990-05-16 1997-04-30 日本電気通信システム株式会社 Ｆｉｆｏレジスタ
GB9111524D0 (en) * 1991-05-29 1991-07-17 Hewlett Packard Co Data storage method and apparatus
JPH05197520A (ja) * 1992-01-22 1993-08-06 Japan Radio Co Ltd Ｆｉｆｏメモリ
US5682554A (en) * 1993-01-15 1997-10-28 Silicon Graphics, Inc. Apparatus and method for handling data transfer between a general purpose computer and a cooperating processor
IES65387B2 (en) * 1995-03-24 1995-10-18 Lake Res Ltd Communication apparatus for communicating two microprocessors

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2907004A (en) * 1954-10-29 1959-09-29 Rca Corp Serial memory
DE1247050B (de) * 1964-11-25 1967-08-10 Telefunken Patent Einrichtung mit einem Pufferspeicher zur Weitergabe unregelmaessig anfallender Digitaldaten in gleichmaessigen Zeitabstaenden
GB1195899A (en) * 1967-11-21 1970-06-24 Mini Of Technology Improvements in or relating to Synchronising Arrangements in Digital Communications Systems.
US3566363A (en) * 1968-07-11 1971-02-23 Ibm Processor to processor communication in a multiprocessor computer system
NL7011048A (fr) * 1970-07-25 1972-01-27
US3699529A (en) * 1971-01-07 1972-10-17 Rca Corp Communication among computers
US3715729A (en) * 1971-03-10 1973-02-06 Ibm Timing control for a multiprocessor system
US3988716A (en) * 1974-08-05 1976-10-26 Nasa Computer interface system
DE2610428C3 (de) * 1976-03-12 1980-06-19 Siemens Ag, 1000 Berlin Und 8000 Muenchen Anordnung zur Steuerung der Zwischenspeicherung von zwischen zwei Funktionseinheiten zu übertragenden Daten in einem Pufferspeicher

Also Published As

Publication number Publication date
IN148500B (fr) 1981-03-14
FI63499B (fi) 1983-02-28
SE399773B (sv) 1978-02-27
DE2807175C2 (de) 1985-07-11
US4208713A (en) 1980-06-17
NO780697L (no) 1978-09-04
FR2382719B1 (fr) 1985-11-15
NO146006C (no) 1982-07-21
FR2382719A1 (fr) 1978-09-29
JPS53109437A (en) 1978-09-25
DE2807175A1 (de) 1978-09-07
BE864150A (fr) 1978-06-16
CA1099363A (fr) 1981-04-14
DD134177A5 (de) 1979-02-07
AU3350978A (en) 1979-08-30
HU176778B (en) 1981-05-28
AU517304B2 (en) 1981-07-23
DK91478A (da) 1978-09-02
FI63499C (fi) 1983-06-10
NL7802066A (nl) 1978-09-05
NO146006B (no) 1982-03-29
YU45378A (en) 1982-06-30
ES467392A1 (es) 1978-11-01
PL204965A1 (pl) 1978-12-18
IT7820782A0 (it) 1978-03-01
BR7801210A (pt) 1978-10-31
EG13276A (en) 1980-12-31
MX143953A (es) 1981-08-05
PL113598B1 (en) 1980-12-31
GB1575868A (en) 1980-10-01
IT1092895B (it) 1985-07-12
FI780564A (fi) 1978-09-02

Similar Documents

Publication Publication Date Title
CH626484A5 (fr)
DE69733407T2 (de) Schnittstelle zur datenübertragung zwischen zwei taktbereichen
DE3586177T2 (de) Datenstromsynchronisiereinrichtungen.
DE102005051478B4 (de) Flashdatenspeichervorrichtung
DE3137292C2 (de) FIFO-Speicher und diesen verwendende Verarbeitungseinheit
DE69024829T2 (de) Automatische Vernier-Synchronisation von versetzten Datenströmen
DE2853239C2 (fr)
DE2731336A1 (de) Taktsystem
DE69332401T2 (de) Verbesserte ein- und mehrstufige FIFO-Entwürfe für Datenübertragungssynchronisiereinrichtungen
DE2413401A1 (de) Einrichtung zur synchronisierung dreier rechner
DE60206278T2 (de) Vorrichtung und verfahren zum detektieren von statusanzeigen
EP0216113B1 (fr) Synchronisateur
DE69317986T2 (de) Schnelle Zähler zum alternativen Auf- und Abzählen von Impulsfolgen
EP0201634B1 (fr) Générateur de mots numériques pour générer automatiquement des signaux permanents périodiques extraits de mots à n éléments dinaires de tous poids et leurs permutations
DE69102770T2 (de) Hochgeschwindigkeitstester und Verfahren zur Erzeugung aufeinanderfolgender Schleifen von Datensignalen einer bestimmten Taktrate.
DE3315372C2 (fr)
DE3302700A1 (de) Schaltungsanordnung zum einstellen der mittenfrequenz des oszillators eines phasenregelkreises
DE3842517A1 (de) Pipeline-datenverarbeitungssystem
DE3119650A1 (de) Funktionsgenerator
EP0471207A2 (fr) Dispositif pour la régénération et synchronisation d'un signal numérique
WO2005086408A1 (fr) Dispositif d'interface et procede de synchronisation de donnees
DE2610428C3 (de) Anordnung zur Steuerung der Zwischenspeicherung von zwischen zwei Funktionseinheiten zu übertragenden Daten in einem Pufferspeicher
DE3781590T2 (de) Digitale takteinheit in ttl-technologie.
EP0009600B1 (fr) Procédé et dispositif d'interface pour exécuter des operations de maintenance sur une interface entre un processeur de maintenance et une pluralité d'unités fonctionnelles à vérifier d'un système de traitement de données
DE69524837T2 (de) Asynchrone Speicheranordnung mit seriellem Zugriff und entsprechendes Speicher- und Leseverfahren

Legal Events

Date Code Title Description
PL Patent ceased