FI63499C - Adress- och avbrottsignalgenerator - Google Patents
Adress- och avbrottsignalgenerator Download PDFInfo
- Publication number
- FI63499C FI63499C FI780564A FI780564A FI63499C FI 63499 C FI63499 C FI 63499C FI 780564 A FI780564 A FI 780564A FI 780564 A FI780564 A FI 780564A FI 63499 C FI63499 C FI 63499C
- Authority
- FI
- Finland
- Prior art keywords
- pulse
- phase
- pulse series
- address
- comparator
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
- G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
- G06F5/12—Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations
- G06F5/14—Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations for overflow or underflow handling, e.g. full or empty flags
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/167—Interprocessor communication using a common memory, e.g. mailbox
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2205/00—Indexing scheme relating to group G06F5/00; Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F2205/10—Indexing scheme relating to groups G06F5/10 - G06F5/14
- G06F2205/102—Avoiding metastability, i.e. preventing hazards, e.g. by using Gray code counters
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Software Systems (AREA)
- Hardware Redundancy (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Stereo-Broadcasting Methods (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
- Manufacturing Of Electric Cables (AREA)
- Computer And Data Communications (AREA)
- Storage Device Security (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE7702263A SE399773B (sv) | 1977-03-01 | 1977-03-01 | Adress- och avbrottsignalgenerator |
SE7702263 | 1977-03-01 |
Publications (3)
Publication Number | Publication Date |
---|---|
FI780564A FI780564A (fi) | 1978-09-02 |
FI63499B FI63499B (fi) | 1983-02-28 |
FI63499C true FI63499C (fi) | 1983-06-10 |
Family
ID=20330590
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FI780564A FI63499C (fi) | 1977-03-01 | 1978-02-21 | Adress- och avbrottsignalgenerator |
Country Status (24)
Country | Link |
---|---|
US (1) | US4208713A (fi) |
JP (1) | JPS53109437A (fi) |
AU (1) | AU517304B2 (fi) |
BE (1) | BE864150A (fi) |
BR (1) | BR7801210A (fi) |
CA (1) | CA1099363A (fi) |
CH (1) | CH626484A5 (fi) |
DD (1) | DD134177A5 (fi) |
DE (1) | DE2807175C2 (fi) |
DK (1) | DK91478A (fi) |
EG (1) | EG13276A (fi) |
ES (1) | ES467392A1 (fi) |
FI (1) | FI63499C (fi) |
FR (1) | FR2382719B1 (fi) |
GB (1) | GB1575868A (fi) |
HU (1) | HU176778B (fi) |
IN (1) | IN148500B (fi) |
IT (1) | IT1092895B (fi) |
MX (1) | MX143953A (fi) |
NL (1) | NL7802066A (fi) |
NO (1) | NO146006C (fi) |
PL (1) | PL113598B1 (fi) |
SE (1) | SE399773B (fi) |
YU (1) | YU45378A (fi) |
Families Citing this family (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0012497B1 (en) * | 1978-09-29 | 1984-11-28 | The Marconi Company Limited | Apparatus and method using a memory for processing television picture signals and other information |
CA1143856A (en) * | 1979-09-26 | 1983-03-29 | Anthony K. Fung | Circular-queue structure |
JPS6057090B2 (ja) * | 1980-09-19 | 1985-12-13 | 株式会社日立製作所 | データ記憶装置およびそれを用いた処理装置 |
DE3118621A1 (de) * | 1981-05-11 | 1982-11-25 | Siemens AG, 1000 Berlin und 8000 München | Anordnung zum auslesen eindeutiger informationen aus einem digitalen schaltwerk bei zueinander asynchronen steuersignalen fuer das weiterschalten des schaltwerks und das uebernehmen der informationen |
US4433391A (en) * | 1981-08-17 | 1984-02-21 | Burroughs Corporation | Buffered handshake bus with transmission and response counters for avoiding receiver overflow |
DE3203070C2 (de) * | 1982-01-30 | 1984-01-05 | Standard Elektrik Lorenz Ag, 7000 Stuttgart | Schaltungsanordnung zum Steuern von Anlagen im Echtzeitbetrieb, insbesondere von Fernmeldevermittlungsanlagen |
DE3213345C2 (de) * | 1982-04-08 | 1984-11-22 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Datenübertragungseinrichtung zwischen zwei asynchron gesteuerten Datenverarbeitungssystemen |
DE3305693A1 (de) * | 1983-02-18 | 1984-08-30 | Nixdorf Computer Ag | Schaltungsanordnung zur zwischenspeicherung von befehlsworten |
DE3431785A1 (de) * | 1984-08-29 | 1986-03-13 | Siemens AG, 1000 Berlin und 8000 München | Schaltungsanordnung fuer einen nach dem warteschlangenprinzip arbeitenden steuerspeicher (fifo-speicher) |
US5179692A (en) * | 1985-08-07 | 1993-01-12 | Seiko Epson Corporation | Emulation device for driving a LCD with signals formatted for a CRT display |
JPH084340B2 (ja) * | 1985-08-07 | 1996-01-17 | セイコーエプソン株式会社 | インタ−フエイス装置 |
US4860246A (en) * | 1985-08-07 | 1989-08-22 | Seiko Epson Corporation | Emulation device for driving a LCD with a CRT display |
JPS6237750A (ja) * | 1985-08-12 | 1987-02-18 | Matsushita Electric Ind Co Ltd | アドレス発生回路 |
US4717950A (en) * | 1985-10-17 | 1988-01-05 | Ampex Corporation | Signal phase control by memory cycle read/write groups unlock |
JPS6361325A (ja) * | 1986-09-02 | 1988-03-17 | Canon Inc | デ−タ入出力メモリ |
JPS6361324A (ja) * | 1986-09-02 | 1988-03-17 | Canon Inc | デ−タ入出力メモリ |
JPS6429926A (en) * | 1987-07-24 | 1989-01-31 | Matsushita Electric Ind Co Ltd | Fifo circuit |
EP0342107B1 (en) * | 1988-05-09 | 1996-07-17 | STMicroelectronics, Inc. | Flag for a FIFO |
JPH0237422A (ja) * | 1988-07-28 | 1990-02-07 | Oki Electric Ind Co Ltd | 数値管理方式 |
US5206817A (en) * | 1989-03-31 | 1993-04-27 | Sgs-Thomson Microelectronics, Inc. | Pipelined circuitry for allowing the comparison of the relative difference between two asynchronous pointers and a programmable value |
US4994830A (en) * | 1990-01-22 | 1991-02-19 | Eastman Kodak Company | Tele pan camera data back shifts and reduces printed data with changes in mode |
JP2604482B2 (ja) * | 1990-05-16 | 1997-04-30 | 日本電気通信システム株式会社 | Fifoレジスタ |
GB9111524D0 (en) * | 1991-05-29 | 1991-07-17 | Hewlett Packard Co | Data storage method and apparatus |
JPH05197520A (ja) * | 1992-01-22 | 1993-08-06 | Japan Radio Co Ltd | Fifoメモリ |
US5682554A (en) * | 1993-01-15 | 1997-10-28 | Silicon Graphics, Inc. | Apparatus and method for handling data transfer between a general purpose computer and a cooperating processor |
IES65387B2 (en) * | 1995-03-24 | 1995-10-18 | Lake Res Ltd | Communication apparatus for communicating two microprocessors |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2907004A (en) * | 1954-10-29 | 1959-09-29 | Rca Corp | Serial memory |
DE1247050B (de) * | 1964-11-25 | 1967-08-10 | Telefunken Patent | Einrichtung mit einem Pufferspeicher zur Weitergabe unregelmaessig anfallender Digitaldaten in gleichmaessigen Zeitabstaenden |
GB1195899A (en) * | 1967-11-21 | 1970-06-24 | Mini Of Technology | Improvements in or relating to Synchronising Arrangements in Digital Communications Systems. |
US3566363A (en) * | 1968-07-11 | 1971-02-23 | Ibm | Processor to processor communication in a multiprocessor computer system |
NL7011048A (fi) * | 1970-07-25 | 1972-01-27 | ||
US3699529A (en) * | 1971-01-07 | 1972-10-17 | Rca Corp | Communication among computers |
US3715729A (en) * | 1971-03-10 | 1973-02-06 | Ibm | Timing control for a multiprocessor system |
US3988716A (en) * | 1974-08-05 | 1976-10-26 | Nasa | Computer interface system |
DE2610428C3 (de) * | 1976-03-12 | 1980-06-19 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Anordnung zur Steuerung der Zwischenspeicherung von zwischen zwei Funktionseinheiten zu übertragenden Daten in einem Pufferspeicher |
-
1977
- 1977-03-01 SE SE7702263A patent/SE399773B/xx not_active IP Right Cessation
-
1978
- 1978-02-13 IN IN124/DEL/78A patent/IN148500B/en unknown
- 1978-02-15 US US05/878,011 patent/US4208713A/en not_active Expired - Lifetime
- 1978-02-16 CA CA297,015A patent/CA1099363A/en not_active Expired
- 1978-02-20 DE DE2807175A patent/DE2807175C2/de not_active Expired
- 1978-02-21 BE BE185332A patent/BE864150A/xx not_active IP Right Cessation
- 1978-02-21 FI FI780564A patent/FI63499C/fi not_active IP Right Cessation
- 1978-02-22 AU AU33509/78A patent/AU517304B2/en not_active Expired
- 1978-02-23 NL NL7802066A patent/NL7802066A/xx not_active Application Discontinuation
- 1978-02-23 GB GB7368/78A patent/GB1575868A/en not_active Expired
- 1978-02-27 MX MX172563A patent/MX143953A/es unknown
- 1978-02-27 PL PL1978204965A patent/PL113598B1/pl unknown
- 1978-02-27 EG EG116/78A patent/EG13276A/xx active
- 1978-02-27 YU YU00453/78A patent/YU45378A/xx unknown
- 1978-02-28 CH CH212878A patent/CH626484A5/de not_active IP Right Cessation
- 1978-02-28 JP JP2271778A patent/JPS53109437A/ja active Pending
- 1978-02-28 BR BR7801210A patent/BR7801210A/pt unknown
- 1978-02-28 ES ES467392A patent/ES467392A1/es not_active Expired
- 1978-02-28 FR FR7805686A patent/FR2382719B1/fr not_active Expired
- 1978-02-28 NO NO780697A patent/NO146006C/no unknown
- 1978-02-28 DD DD78203883A patent/DD134177A5/xx unknown
- 1978-02-28 DK DK91478A patent/DK91478A/da not_active Application Discontinuation
- 1978-02-28 HU HU78EI783A patent/HU176778B/hu unknown
- 1978-03-01 IT IT20782/78A patent/IT1092895B/it active
Also Published As
Publication number | Publication date |
---|---|
ES467392A1 (es) | 1978-11-01 |
NL7802066A (nl) | 1978-09-05 |
AU517304B2 (en) | 1981-07-23 |
PL113598B1 (en) | 1980-12-31 |
BE864150A (fr) | 1978-06-16 |
DE2807175A1 (de) | 1978-09-07 |
NO146006B (no) | 1982-03-29 |
YU45378A (en) | 1982-06-30 |
DE2807175C2 (de) | 1985-07-11 |
EG13276A (en) | 1980-12-31 |
DD134177A5 (de) | 1979-02-07 |
FR2382719A1 (fr) | 1978-09-29 |
IT7820782A0 (it) | 1978-03-01 |
MX143953A (es) | 1981-08-05 |
BR7801210A (pt) | 1978-10-31 |
FI63499B (fi) | 1983-02-28 |
DK91478A (da) | 1978-09-02 |
NO780697L (no) | 1978-09-04 |
HU176778B (en) | 1981-05-28 |
IN148500B (fi) | 1981-03-14 |
GB1575868A (en) | 1980-10-01 |
JPS53109437A (en) | 1978-09-25 |
AU3350978A (en) | 1979-08-30 |
CA1099363A (en) | 1981-04-14 |
FI780564A (fi) | 1978-09-02 |
SE399773B (sv) | 1978-02-27 |
CH626484A5 (fi) | 1981-11-13 |
IT1092895B (it) | 1985-07-12 |
FR2382719B1 (fr) | 1985-11-15 |
US4208713A (en) | 1980-06-17 |
PL204965A1 (pl) | 1978-12-18 |
NO146006C (no) | 1982-07-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FI63499C (fi) | Adress- och avbrottsignalgenerator | |
US4525849A (en) | Data transmission facility between two asynchronously controlled data processing systems with a buffer memory | |
KR0145321B1 (ko) | 2방향 데이타 전송장치 | |
EP1124179B1 (en) | An apparatus for signal synchronization between two clock domains | |
US5428649A (en) | Elastic buffer with bidirectional phase detector | |
EP2965459B1 (en) | Clock recovery circuit for multiple wire data signals | |
US20060164902A1 (en) | Pseudo-synchronization of the transportation of data across asynchronous clock domains | |
US9104345B2 (en) | Rate controlled first in first out (FIFO) queues for clock domain crossing | |
KR100965356B1 (ko) | 레이턴시에 둔감한 fifo 시그널링 프로토콜 | |
US4811364A (en) | Method and apparatus for stabilized data transmission | |
JPH071901B2 (ja) | データ・シンクロナイザ | |
JPH0220184B2 (fi) | ||
US5517638A (en) | Dynamic clock switching circuitry and method | |
US3623020A (en) | First-in first-out buffer register | |
US5799175A (en) | Synchronization system and method for plesiochronous signaling | |
US8089378B1 (en) | Synchronous multi-clock protocol converter | |
EP0225512B1 (en) | Digital free-running clock synchronizer | |
US9606891B2 (en) | Tracing data from an asynchronous interface | |
JPS6027060B2 (ja) | リツプル・レジスタ装置 | |
CN113491082A (zh) | 一种数据处理装置 | |
US20150149809A1 (en) | Synchronous bridge circuitry and a method of transferring data using asynchronous bridge circuitry | |
US3594733A (en) | Digital pulse stretcher | |
GB1533577A (en) | Synchronising means | |
JPH08124376A (ja) | Fifoメモリ | |
CN109905146B (zh) | 一种基于突发读取的存储扩频码流同步系统 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM | Patent lapsed |
Owner name: OY L M ERICSSON AB |