AU2001272259A1 - Method and apparatus for synchronization of row and column access operations - Google Patents

Method and apparatus for synchronization of row and column access operations

Info

Publication number
AU2001272259A1
AU2001272259A1 AU2001272259A AU7225901A AU2001272259A1 AU 2001272259 A1 AU2001272259 A1 AU 2001272259A1 AU 2001272259 A AU2001272259 A AU 2001272259A AU 7225901 A AU7225901 A AU 7225901A AU 2001272259 A1 AU2001272259 A1 AU 2001272259A1
Authority
AU
Australia
Prior art keywords
synchronization
row
access operations
column access
column
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2001272259A
Other languages
English (en)
Inventor
Paul Demone
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mosaid Technologies Inc
Original Assignee
Mosaid Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from CA 2313949 external-priority patent/CA2313949A1/fr
Application filed by Mosaid Technologies Inc filed Critical Mosaid Technologies Inc
Publication of AU2001272259A1 publication Critical patent/AU2001272259A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4076—Timing circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/408—Address circuits
    • G11C11/4087—Address decoders, e.g. bit - or word line decoders; Multiple line decoders
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4091—Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/08—Control thereof
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/002—Isolation gates, i.e. gates coupling bit lines to the sense amplifier
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/06—Sense amplifier related aspects
    • G11C2207/065—Sense amplifier drivers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/2281—Timing of a read operation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
AU2001272259A 2000-07-07 2001-07-06 Method and apparatus for synchronization of row and column access operations Abandoned AU2001272259A1 (en)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US21668200P 2000-07-07 2000-07-07
CA2313949 2000-07-07
CA 2313949 CA2313949A1 (fr) 2000-07-07 2000-07-07 Methode et appareil pour la synchronisation d'operations d'acces a des lignes et des colonnes
US60216682 2000-07-07
PCT/CA2001/000990 WO2002005283A1 (fr) 2000-07-07 2001-07-06 Procede et appareil relatifs a la synchronisation d'acces a des rangees et a des colonnes

Publications (1)

Publication Number Publication Date
AU2001272259A1 true AU2001272259A1 (en) 2002-01-21

Family

ID=25681956

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2001272259A Abandoned AU2001272259A1 (en) 2000-07-07 2001-07-06 Method and apparatus for synchronization of row and column access operations

Country Status (7)

Country Link
US (7) US6873568B2 (fr)
EP (1) EP1301927B1 (fr)
JP (2) JP5087200B2 (fr)
KR (1) KR100778178B1 (fr)
CN (1) CN1303610C (fr)
AU (1) AU2001272259A1 (fr)
WO (1) WO2002005283A1 (fr)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1999019875A2 (fr) 1997-10-10 1999-04-22 Rambus Incorporated Systeme et procede pour effectuer des operations pipeline en memoire
KR100869870B1 (ko) 2000-07-07 2008-11-24 모사이드 테크놀로지스, 인코포레이티드 메모리 소자에서의 읽기 명령 수행 방법 및 ｄｒａｍ액세스 방법
JP5087200B2 (ja) * 2000-07-07 2012-11-28 モサイド・テクノロジーズ・インコーポレーテッド 行および列へのアクセス動作を同期させるための方法および装置
US7042776B2 (en) * 2004-02-18 2006-05-09 International Business Machines Corporation Method and circuit for dynamic read margin control of a memory array
US7167400B2 (en) * 2004-06-22 2007-01-23 Micron Technology, Inc. Apparatus and method for improving dynamic refresh in a memory device
US7012839B1 (en) * 2004-08-19 2006-03-14 International Business Machines Corporation Register file apparatus and method incorporating read-after-write blocking using detection cells
KR100674981B1 (ko) * 2005-07-02 2007-01-29 삼성전자주식회사 칼럼선택 라인을 개선한 반도체 메모리 장치 및 그구동방법
US8272781B2 (en) * 2006-08-01 2012-09-25 Intel Corporation Dynamic power control of a memory device thermal sensor
US20080037324A1 (en) * 2006-08-14 2008-02-14 Geoffrey Wen-Tai Shuy Electrical thin film memory
US7859883B2 (en) * 2007-05-14 2010-12-28 Hong Kong Applied Science And Technology Research Institute Co. Ltd. Recordable electrical memory
CN101110261B (zh) * 2007-07-10 2010-05-19 中国人民解放军国防科学技术大学 多读端口寄存器文件级驱动位单元电路
EP2996035A1 (fr) 2008-10-15 2016-03-16 Hyperion Core, Inc. Dispositif de traitement de données
CA3052820C (fr) 2009-01-15 2024-03-19 Electronic Warfare Associates, Inc. Systemes et procedes pour mettre en oeuvre a distance des elements de registre a decalage peripherique
US8433991B2 (en) 2010-06-16 2013-04-30 Qualcomm Incorporated Global Navigation Satellite System (GLONASS) data bit edge detection
KR20120004699A (ko) 2010-07-07 2012-01-13 주식회사 하이닉스반도체 반도체 메모리 장치 및 그 동작 방법
US8780958B2 (en) 2010-08-27 2014-07-15 Qualcomm Incorporated Hybrid bit extraction for global position receiver
US8619919B2 (en) 2010-10-14 2013-12-31 Qualcomm Incorporated Selective coherent and non-coherent demodulation methods and apparatuses
JP2012104195A (ja) * 2010-11-11 2012-05-31 Elpida Memory Inc 半導体装置及びこれを備える情報処理システム
US8687437B2 (en) * 2010-11-30 2014-04-01 Taiwan Semiconductor Manufacturing Company, Ltd. Write assist circuitry
TWI557746B (zh) 2011-05-10 2016-11-11 電子戰協會公司 實施微電腦為基的電路之內容驗證的系統及方法
TWI546692B (zh) 2011-10-27 2016-08-21 電子戰協會公司 包括與已知電路板資訊有關之電路測試及驗證等特徵的裝置鑑別之系統及方法
CN105976857A (zh) * 2016-05-20 2016-09-28 西安紫光国芯半导体有限公司 一种信号建立时间控制电路及基于该电路的动态存储器
US11196574B2 (en) 2017-08-17 2021-12-07 Taiwan Semiconductor Manufacturing Company, Ltd. Physically unclonable function (PUF) generation
US12068020B2 (en) 2018-12-10 2024-08-20 Etron Technology, Inc. Dynamic memory with sustainable storage architecture and clean up circuit
US11798613B2 (en) 2018-12-10 2023-10-24 Etron Technology, Inc. Dynamic memory with long retention time
US11302383B2 (en) 2018-12-10 2022-04-12 Etron Technology, Inc. Dynamic memory with sustainable storage architecture
US11495284B2 (en) * 2020-07-17 2022-11-08 Samsung Electronics Co., Ltd. Memory device including bitline sense amplifier and operating method thereof
TWI793437B (zh) * 2020-08-17 2023-02-21 鈺創科技股份有限公司 具有強化存取暨回復架構之動態隨機存取記憶體
KR20220161213A (ko) * 2021-05-28 2022-12-06 에트론 테크놀로지, 아이엔씨. 논리 회로와 통합된 기본 전원 전압을 갖는 지속 가능한 dram
CN114566202B (zh) * 2022-04-26 2022-08-02 长鑫存储技术有限公司 一种感测放大器的测试方法、装置、存储装置及存储系统

Family Cites Families (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59121688A (ja) * 1982-12-28 1984-07-13 Toshiba Corp スタテイツクランダムアクセスメモリ−
US4767947A (en) * 1983-08-31 1988-08-30 Texas Instruments Incorporated Constant pulse width generator
JPS6122492A (ja) * 1984-07-11 1986-01-31 Hitachi Ltd ダイナミツク型ｒａｍ
JPS61144795A (ja) * 1984-12-17 1986-07-02 Mitsubishi Electric Corp 半導体記憶装置
CA1262969A (fr) * 1985-06-25 1989-11-14 Ascii Corporation Systeme-memoire
JPS62291215A (ja) * 1986-06-11 1987-12-18 Hitachi Ltd 半導体装置
JPS6337899A (ja) * 1986-07-30 1988-02-18 Mitsubishi Electric Corp 半導体記憶装置
JPH07107797B2 (ja) * 1987-02-10 1995-11-15 三菱電機株式会社 ダイナミツクランダムアクセスメモリ
US5027326A (en) * 1988-11-10 1991-06-25 Dallas Semiconductor Corporation Self-timed sequential access multiport memory
JPH02247892A (ja) * 1989-03-20 1990-10-03 Fujitsu Ltd ダイナミックランダムアクセスメモリ
JPH03105787A (ja) * 1989-09-19 1991-05-02 Nec Ic Microcomput Syst Ltd 半導体集積回路
JPH03245396A (ja) * 1990-02-22 1991-10-31 Sharp Corp ダイナミック型半導体記憶装置
JPH04219695A (ja) * 1990-12-19 1992-08-10 Sharp Corp ダイナミック型半導体記憶装置
US5249282A (en) * 1990-11-21 1993-09-28 Benchmarq Microelectronics, Inc. Integrated cache memory system with primary and secondary cache memories
US5457696A (en) * 1991-08-08 1995-10-10 Matsushita Electric Industrial Co., Ltd. Semiconductor memory having internal test circuit
US6310821B1 (en) * 1998-07-10 2001-10-30 Kabushiki Kaisha Toshiba Clock-synchronous semiconductor memory device and access method thereof
US5513143A (en) * 1992-07-31 1996-04-30 Sgs-Thomson Microelectronics, Inc. Data cache memory internal circuitry for reducing wait states
JP3348298B2 (ja) 1992-10-08 2002-11-20 ソニー株式会社 カセット収納ケース
JPH06176568A (ja) * 1992-12-07 1994-06-24 Fujitsu Ltd 半導体記憶装置
JPH07272484A (ja) * 1994-03-25 1995-10-20 Nippon Telegr & Teleph Corp <Ntt> 半導体メモリ
JPH08273365A (ja) * 1995-03-31 1996-10-18 Nec Corp 半導体記憶装置
US5640350A (en) * 1996-05-01 1997-06-17 Iga; Adam Sempa Multi-bit dynamic random access memory cell storage
JPH1097790A (ja) * 1996-09-20 1998-04-14 Kawasaki Steel Corp 半導体記憶装置
US5783909A (en) * 1997-01-10 1998-07-21 Relume Corporation Maintaining LED luminous intensity
US7321023B2 (en) * 1997-11-07 2008-01-22 Incyte Corporation SP16 protein
JPH11238381A (ja) * 1998-02-19 1999-08-31 Nec Corp メモリ読み出し回路およびｓｒａｍ
TW429683B (en) * 1998-03-04 2001-04-11 Siemens Ag Improved dynamic access memory delay circuits and methods therefor
JP2000011663A (ja) * 1998-06-25 2000-01-14 Hitachi Ltd 制御信号生成回路およびそれを用いた半導体集積回路装置
JP2000057771A (ja) * 1998-08-05 2000-02-25 Mitsubishi Electric Corp 半導体記憶装置
JP3245396B2 (ja) 1998-10-29 2002-01-15 住友建機製造株式会社 建設機械の警報装置
JP3699839B2 (ja) * 1998-11-30 2005-09-28 松下電器産業株式会社 半導体記憶装置
JP2000200489A (ja) * 1999-01-07 2000-07-18 Mitsubishi Electric Corp 半導体記憶装置
US6104653A (en) * 1999-02-13 2000-08-15 Integrated Device Technology, Inc. Equilibration circuit and method using a pulsed equilibrate signal and a level equilibrate signal
KR100311974B1 (ko) * 1999-06-15 2001-11-02 윤종용 동기타입 반도체 메모리 디바이스용 내부클럭 발생회로 및 내부클럭 발생방법
JP2001084763A (ja) * 1999-09-08 2001-03-30 Mitsubishi Electric Corp クロック発生回路およびそれを具備した半導体記憶装置
US6486616B1 (en) * 2000-02-25 2002-11-26 Osram Sylvania Inc. Dual control dimming ballast
JP4707244B2 (ja) * 2000-03-30 2011-06-22 ルネサスエレクトロニクス株式会社 半導体記憶装置および半導体装置
JP2001357670A (ja) * 2000-04-14 2001-12-26 Mitsubishi Electric Corp 半導体記憶装置
JP5087200B2 (ja) * 2000-07-07 2012-11-28 モサイド・テクノロジーズ・インコーポレーテッド 行および列へのアクセス動作を同期させるための方法および装置
KR100869870B1 (ko) * 2000-07-07 2008-11-24 모사이드 테크놀로지스, 인코포레이티드 메모리 소자에서의 읽기 명령 수행 방법 및 ｄｒａｍ액세스 방법
JP4458699B2 (ja) * 2001-03-06 2010-04-28 株式会社東芝 半導体集積回路
US7038399B2 (en) * 2001-03-13 2006-05-02 Color Kinetics Incorporated Methods and apparatus for providing power to lighting devices
JP4808856B2 (ja) * 2001-04-06 2011-11-02 富士通セミコンダクター株式会社 半導体記憶装置
JP4219695B2 (ja) 2003-01-23 2009-02-04 株式会社モルテン ベッドに支持可能な医療機器
US7068564B2 (en) * 2003-06-29 2006-06-27 International Business Machines Corporation Timer lockout circuit for synchronous applications
EP3223587A3 (fr) * 2004-03-15 2017-11-08 Philips Lighting North America Corporation Procédés et appareil de régulation de puissance
US7378805B2 (en) * 2005-03-22 2008-05-27 Fairchild Semiconductor Corporation Single-stage digital power converter for driving LEDs
JP2007012141A (ja) * 2005-06-29 2007-01-18 Fujitsu Ltd 半導体記憶装置
US20080048582A1 (en) * 2006-08-28 2008-02-28 Robinson Shane P Pwm method and apparatus, and light source driven thereby
WO2008053501A1 (fr) * 2006-11-03 2008-05-08 Osram Gesellschaft mit beschränkter Haftung Circuit permettant d'exciter des sources lumineuses et son procédé
US7898187B1 (en) * 2007-02-08 2011-03-01 National Semiconductor Corporation Circuit and method for average-current regulation of light emitting diodes
US7528554B2 (en) * 2007-05-11 2009-05-05 Lutron Electronics Co., Inc. Electronic ballast having a boost converter with an improved range of output power
WO2009136328A1 (fr) * 2008-05-07 2009-11-12 Nxp B.V. Amélioration de plage de gradation pour une commande de del connectée à gradateur à coupure de phase
TWI430705B (zh) * 2009-09-16 2014-03-11 Novatek Microelectronics Corp 發光二極體的驅動裝置及其驅動方法

Also Published As

Publication number Publication date
US20090135664A1 (en) 2009-05-28
US20070286000A1 (en) 2007-12-13
EP1301927A1 (fr) 2003-04-16
US20100135089A1 (en) 2010-06-03
US7957211B2 (en) 2011-06-07
US7505336B2 (en) 2009-03-17
JP2012164416A (ja) 2012-08-30
US7817484B2 (en) 2010-10-19
JP2004503049A (ja) 2004-01-29
JP5633887B2 (ja) 2014-12-03
US20050036386A1 (en) 2005-02-17
US20090262592A2 (en) 2009-10-22
JP5087200B2 (ja) 2012-11-28
US7277334B2 (en) 2007-10-02
KR100778178B1 (ko) 2007-11-22
WO2002005283A1 (fr) 2002-01-17
US20100329051A1 (en) 2010-12-30
US20060083083A1 (en) 2006-04-20
CN1447974A (zh) 2003-10-08
CN1303610C (zh) 2007-03-07
EP1301927B1 (fr) 2012-06-27
US7643360B2 (en) 2010-01-05
US7042771B2 (en) 2006-05-09
US6873568B2 (en) 2005-03-29
US20040017700A1 (en) 2004-01-29
KR20030020913A (ko) 2003-03-10

Similar Documents

Publication Publication Date Title
AU2001272259A1 (en) Method and apparatus for synchronization of row and column access operations
AU2578001A (en) Apparatus and method for reducing precision of data
AUPQ831500A0 (en) Method and apparatus for performing percutaneous thromboembolectomies
AUPP955399A0 (en) Method and apparatus for insertion of rockbolts
AU6356100A (en) Apparatus and method for synchronization of multiple data paths and recovery from lost synchronization
AU2002238005A1 (en) Method and apparatus for securing portions of memory
AU2002336416A1 (en) Method and apparatus for random order playback
GB2381344B (en) System and method for synchronization of media data
AU2001247257A1 (en) Method and apparatus for data rate synchronization
AU2002219909A1 (en) Method and apparatus for performing spinal procedures
AU2001232771A1 (en) Method and apparatus for providing access to a secure region
AU2002225798A1 (en) Method and apparatus for providing computer-based help
AU2002230840A1 (en) Apparatus and method for thermal treatment of class
AU5513501A (en) Apparatus and method for performing transformation-based indexing of high-dimensional data
AU2542701A (en) Method and apparatus for displaying video
AU2001286249A1 (en) Method and apparatus for crystallization
AUPQ754300A0 (en) Apparatus for and method of lining passageways
GB2365269B (en) Method and apparatus for synchronization
AU2001236709A1 (en) Method and apparatus for simplified research of multiple dynamic databases
AU4791900A (en) Synchronization method and apparatus
AU2001236308A1 (en) Method and system for providing synchronization
SG100743A1 (en) Method and apparatus for increasing process yields of data storage devices
AU2000268748A1 (en) Method and apparatus for range finding
AU2002227451A1 (en) Method and apparatus for reducing branch latency
AU2001212971A1 (en) Apparatus and method for intrabodily treatment