ATE443344T1 - Übertragung einer dünnen schicht von einer scheibe mit einer pufferschicht - Google Patents

Übertragung einer dünnen schicht von einer scheibe mit einer pufferschicht

Info

Publication number
ATE443344T1
ATE443344T1 AT03762850T AT03762850T ATE443344T1 AT E443344 T1 ATE443344 T1 AT E443344T1 AT 03762850 T AT03762850 T AT 03762850T AT 03762850 T AT03762850 T AT 03762850T AT E443344 T1 ATE443344 T1 AT E443344T1
Authority
AT
Austria
Prior art keywords
layer
lattice parameter
buffer layer
semiconductor material
relaxed
Prior art date
Application number
AT03762850T
Other languages
English (en)
Inventor
Bruno Ghyselen
Cecile Aulnette
Benedicte Osternaud
Original Assignee
Soitec Silicon On Insulator
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Soitec Silicon On Insulator filed Critical Soitec Silicon On Insulator
Application granted granted Critical
Publication of ATE443344T1 publication Critical patent/ATE443344T1/de

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19—Preparing inhomogeneous wafers
    • H10P90/1904—Preparing vertically inhomogeneous wafers
    • H10P90/1906—Preparing SOI wafers
    • H10P90/1924—Preparing SOI wafers with separation/delamination along a porous layer
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19—Preparing inhomogeneous wafers
    • H10P90/1904—Preparing vertically inhomogeneous wafers
    • H10P90/1906—Preparing SOI wafers
    • H10P90/1914—Preparing SOI wafers using bonding
    • H10P90/1916—Preparing SOI wafers using bonding with separation or delamination along an ion implanted layer, e.g. Smart-cut
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10—Isolation regions comprising dielectric materials
    • H10W10/181—Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers

Landscapes

  • Recrystallisation Techniques (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Element Separation (AREA)
  • Storage Of Web-Like Or Filamentary Materials (AREA)
  • Laminated Bodies (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Magnetic Record Carriers (AREA)
AT03762850T 2002-07-09 2003-07-09 Übertragung einer dünnen schicht von einer scheibe mit einer pufferschicht ATE443344T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR0208600A FR2842349B1 (fr) 2002-07-09 2002-07-09 Transfert d'une couche mince a partir d'une plaquette comprenant une couche tampon
PCT/IB2003/003497 WO2004006311A2 (en) 2002-07-09 2003-07-09 Transfer of a thin layer from a wafer comprising a buffer layer

Publications (1)

Publication Number Publication Date
ATE443344T1 true ATE443344T1 (de) 2009-10-15

Family

ID=29763664

Family Applications (2)

Application Number Title Priority Date Filing Date
AT03762848T ATE442667T1 (de) 2002-07-09 2003-07-09 Transfer einer dünnschicht von einem wafer mit einer pufferschicht
AT03762850T ATE443344T1 (de) 2002-07-09 2003-07-09 Übertragung einer dünnen schicht von einer scheibe mit einer pufferschicht

Family Applications Before (1)

Application Number Title Priority Date Filing Date
AT03762848T ATE442667T1 (de) 2002-07-09 2003-07-09 Transfer einer dünnschicht von einem wafer mit einer pufferschicht

Country Status (11)

Country Link
US (1) US6991956B2 (de)
EP (2) EP1522097B9 (de)
JP (2) JP4904478B2 (de)
KR (1) KR100796832B1 (de)
CN (1) CN100477150C (de)
AT (2) ATE442667T1 (de)
AU (2) AU2003250462A1 (de)
DE (2) DE60329192D1 (de)
FR (1) FR2842349B1 (de)
TW (1) TWI289900B (de)
WO (2) WO2004006327A2 (de)

Families Citing this family (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2773261B1 (fr) 1997-12-30 2000-01-28 Commissariat Energie Atomique Procede pour le transfert d'un film mince comportant une etape de creation d'inclusions
US7227176B2 (en) 1998-04-10 2007-06-05 Massachusetts Institute Of Technology Etch stop layer system
JP2004507084A (ja) 2000-08-16 2004-03-04 マサチューセッツ　インスティテュート　オブ　テクノロジー グレーデッドエピタキシャル成長を用いた半導体品の製造プロセス
US6649480B2 (en) 2000-12-04 2003-11-18 Amberwave Systems Corporation Method of fabricating CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs
US6830976B2 (en) 2001-03-02 2004-12-14 Amberwave Systems Corproation Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits
US6703688B1 (en) 2001-03-02 2004-03-09 Amberwave Systems Corporation Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits
US6940089B2 (en) 2001-04-04 2005-09-06 Massachusetts Institute Of Technology Semiconductor device structure
US6717213B2 (en) * 2001-06-29 2004-04-06 Intel Corporation Creation of high mobility channels in thin-body SOI devices
US20030227057A1 (en) 2002-06-07 2003-12-11 Lochtefeld Anthony J. Strained-semiconductor-on-insulator device structures
US7335545B2 (en) 2002-06-07 2008-02-26 Amberwave Systems Corporation Control of strain in device layers by prevention of relaxation
US7307273B2 (en) 2002-06-07 2007-12-11 Amberwave Systems Corporation Control of strain in device layers by selective relaxation
US7074623B2 (en) 2002-06-07 2006-07-11 Amberwave Systems Corporation Methods of forming strained-semiconductor-on-insulator finFET device structures
US6995430B2 (en) 2002-06-07 2006-02-07 Amberwave Systems Corporation Strained-semiconductor-on-insulator device structures
US7615829B2 (en) 2002-06-07 2009-11-10 Amberwave Systems Corporation Elevated source and drain elements for strained-channel heterojuntion field-effect transistors
US6946371B2 (en) 2002-06-10 2005-09-20 Amberwave Systems Corporation Methods of fabricating semiconductor structures having epitaxially grown source and drain elements
US6982474B2 (en) 2002-06-25 2006-01-03 Amberwave Systems Corporation Reacted conductive gate electrodes
US6953736B2 (en) 2002-07-09 2005-10-11 S.O.I.Tec Silicon On Insulator Technologies S.A. Process for transferring a layer of strained semiconductor material
US7510949B2 (en) 2002-07-09 2009-03-31 S.O.I.Tec Silicon On Insulator Technologies Methods for producing a multilayer semiconductor structure
US7018910B2 (en) * 2002-07-09 2006-03-28 S.O.I.Tec Silicon On Insulator Technologies S.A. Transfer of a thin layer from a wafer comprising a buffer layer
EP1532676A2 (de) * 2002-08-26 2005-05-25 S.O.I.Tec Silicon on Insulator Technologies Mechanische wiederverwertung einer halbleiterscheibe, die eine pufferschicht enthält, nach der entfernung einer dünnen schicht daher
EP1532677B1 (de) * 2002-08-26 2011-08-03 S.O.I.Tec Silicon on Insulator Technologies Wiederverwertung einer halbleiterscheibe, die eine pufferschicht enthält, nach der entfernung einer dünnen schicht daher
US6730576B1 (en) * 2002-12-31 2004-05-04 Advanced Micro Devices, Inc. Method of forming a thick strained silicon layer and semiconductor structures incorporating a thick strained silicon layer
EP2337062A3 (de) 2003-01-27 2016-05-04 Taiwan Semiconductor Manufacturing Company, Limited Herstellungsverfahren von HALBLEITERSTRUKTUREN MIT STRUKTURHOMOGENITÄT
CN100437970C (zh) 2003-03-07 2008-11-26 琥珀波系统公司 一种结构及用于形成半导体结构的方法
FR2861497B1 (fr) * 2003-10-28 2006-02-10 Soitec Silicon On Insulator Procede de transfert catastrophique d'une couche fine apres co-implantation
FR2867307B1 (fr) 2004-03-05 2006-05-26 Soitec Silicon On Insulator Traitement thermique apres detachement smart-cut
US7282449B2 (en) 2004-03-05 2007-10-16 S.O.I.Tec Silicon On Insulator Technologies Thermal treatment of a semiconductor layer
FR2867310B1 (fr) 2004-03-05 2006-05-26 Soitec Silicon On Insulator Technique d'amelioration de la qualite d'une couche mince prelevee
US8227319B2 (en) * 2004-03-10 2012-07-24 Agere Systems Inc. Bipolar junction transistor having a high germanium concentration in a silicon-germanium layer and a method for forming the bipolar junction transistor
FR2868202B1 (fr) * 2004-03-25 2006-05-26 Commissariat Energie Atomique Procede de preparation d'une couche de dioxyde de silicium par oxydation a haute temperature sur un substrat presentant au moins en surface du germanium ou un alliage sicicium- germanium.
US7495266B2 (en) 2004-06-16 2009-02-24 Massachusetts Institute Of Technology Strained silicon-on-silicon by wafer bonding and layer transfer
US6893936B1 (en) * 2004-06-29 2005-05-17 International Business Machines Corporation Method of Forming strained SI/SIGE on insulator with silicon germanium buffer
CN100508125C (zh) * 2004-09-24 2009-07-01 信越半导体股份有限公司 半导体晶片的制造方法
JP4617820B2 (ja) * 2004-10-20 2011-01-26 信越半導体株式会社 半導体ウェーハの製造方法
US7247545B2 (en) * 2004-11-10 2007-07-24 Sharp Laboratories Of America, Inc. Fabrication of a low defect germanium film by direct wafer bonding
JP2006140187A (ja) 2004-11-10 2006-06-01 Shin Etsu Handotai Co Ltd 半導体ウェーハの製造方法
US7393733B2 (en) 2004-12-01 2008-07-01 Amberwave Systems Corporation Methods of forming hybrid fin field-effect transistor structures
FR2880988B1 (fr) * 2005-01-19 2007-03-30 Soitec Silicon On Insulator TRAITEMENT D'UNE COUCHE EN SI1-yGEy PRELEVEE
FR2886052B1 (fr) 2005-05-19 2007-11-23 Soitec Silicon On Insulator Traitement de surface apres gravure selective
FR2886053B1 (fr) 2005-05-19 2007-08-10 Soitec Silicon On Insulator Procede de gravure chimique uniforme
FR2888400B1 (fr) 2005-07-08 2007-10-19 Soitec Silicon On Insulator Procede de prelevement de couche
KR100707654B1 (ko) 2005-07-26 2007-04-13 동부일렉트로닉스 주식회사 반도체 장치의 소자 분리 구조 및 그 형성방법
FR2891281B1 (fr) * 2005-09-28 2007-12-28 Commissariat Energie Atomique Procede de fabrication d'un element en couches minces.
FR2892733B1 (fr) 2005-10-28 2008-02-01 Soitec Silicon On Insulator Relaxation de couches
CN101326646B (zh) 2005-11-01 2011-03-16 麻省理工学院 单片集成的半导体材料和器件
US8063397B2 (en) 2006-06-28 2011-11-22 Massachusetts Institute Of Technology Semiconductor light-emitting structure and graded-composition substrate providing yellow-green light emission
FR2910179B1 (fr) * 2006-12-19 2009-03-13 Commissariat Energie Atomique PROCEDE DE FABRICATION DE COUCHES MINCES DE GaN PAR IMPLANTATION ET RECYCLAGE D'UN SUBSTRAT DE DEPART
FR2912550A1 (fr) * 2007-02-14 2008-08-15 Soitec Silicon On Insulator Procede de fabrication d'une structure ssoi.
CN101657889B (zh) 2007-05-03 2011-11-02 硅绝缘体技术有限公司 制备应变硅的清洁表面的改善的方法
FR2922359B1 (fr) * 2007-10-12 2009-12-18 Commissariat Energie Atomique Procede de fabrication d'une structure micro-electronique impliquant un collage moleculaire
FR2947098A1 (fr) * 2009-06-18 2010-12-24 Commissariat Energie Atomique Procede de transfert d'une couche mince sur un substrat cible ayant un coefficient de dilatation thermique different de celui de la couche mince
US8492234B2 (en) 2010-06-29 2013-07-23 International Business Machines Corporation Field effect transistor device
US8415253B2 (en) * 2011-03-30 2013-04-09 International Business Machinees Corporation Low-temperature in-situ removal of oxide from a silicon surface during CMOS epitaxial processing
FR2978605B1 (fr) 2011-07-28 2015-10-16 Soitec Silicon On Insulator Procede de fabrication d'une structure semi-conductrice comprenant une couche fonctionnalisee sur un substrat support
CN104517883B (zh) * 2013-09-26 2017-08-15 中国科学院上海微系统与信息技术研究所 一种利用离子注入技术制备绝缘体上半导体材料的方法
FR3064398B1 (fr) * 2017-03-21 2019-06-07 Soitec Structure de type semi-conducteur sur isolant, notamment pour un capteur d'image de type face avant, et procede de fabrication d'une telle structure
US20190181218A1 (en) * 2017-12-08 2019-06-13 Qualcomm Incorporated Semiconductor device with high charge carrier mobility materials on porous silicon
GB201916515D0 (en) 2019-11-13 2019-12-25 Pilkington Group Ltd Coated glass substrate

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5461243A (en) * 1993-10-29 1995-10-24 International Business Machines Corporation Substrate for tensilely strained semiconductor
EP0799495A4 (de) * 1994-11-10 1999-11-03 Lawrence Semiconductor Researc Silizium-germanium-kohlenstoff-verbindung und dazugehörende prozesse
SG67458A1 (en) * 1996-12-18 1999-09-21 Canon Kk Process for producing semiconductor article
US5906951A (en) * 1997-04-30 1999-05-25 International Business Machines Corporation Strained Si/SiGe layers on insulator
US5882987A (en) * 1997-08-26 1999-03-16 International Business Machines Corporation Smart-cut process for the production of thin semiconductor material films
FR2777115B1 (fr) * 1998-04-07 2001-07-13 Commissariat Energie Atomique Procede de traitement de substrats semi-conducteurs et structures obtenues par ce procede
WO1999053539A1 (en) 1998-04-10 1999-10-21 Massachusetts Institute Of Technology Silicon-germanium etch stop layer system
JP3358550B2 (ja) * 1998-07-07 2002-12-24 信越半導体株式会社 Ｓｏｉウエーハの製造方法ならびにこの方法で製造されるｓｏｉウエーハ
JP3884203B2 (ja) * 1998-12-24 2007-02-21 株式会社東芝 半導体装置の製造方法
US6323108B1 (en) * 1999-07-27 2001-11-27 The United States Of America As Represented By The Secretary Of The Navy Fabrication ultra-thin bonded semiconductor layers
AU6905000A (en) * 1999-08-10 2001-03-05 Silicon Genesis Corporation A cleaving process to fabricate multilayered substrates using low implantation doses
JP3607194B2 (ja) * 1999-11-26 2005-01-05 株式会社東芝 半導体装置、半導体装置の製造方法、及び半導体基板
KR100429869B1 (ko) * 2000-01-07 2004-05-03 삼성전자주식회사 매몰 실리콘 저머늄층을 갖는 ｃｍｏｓ 집적회로 소자 및기판과 그의 제조방법
JP2001284558A (ja) * 2000-03-31 2001-10-12 Fujitsu Ltd 積層半導体基板及びその製造方法並びに半導体装置
AU2001268577A1 (en) 2000-06-22 2002-01-02 Massachusetts Institute Of Technology Etch stop layer system
JP2004507084A (ja) * 2000-08-16 2004-03-04 マサチューセッツ　インスティテュート　オブ　テクノロジー グレーデッドエピタキシャル成長を用いた半導体品の製造プロセス
JP3998408B2 (ja) * 2000-09-29 2007-10-24 株式会社東芝 半導体装置及びその製造方法
US6410371B1 (en) * 2001-02-26 2002-06-25 Advanced Micro Devices, Inc. Method of fabrication of semiconductor-on-insulator (SOI) wafer having a Si/SiGe/Si active layer
US6717213B2 (en) * 2001-06-29 2004-04-06 Intel Corporation Creation of high mobility channels in thin-body SOI devices

Also Published As

Publication number Publication date
CN1666330A (zh) 2005-09-07
DE60329192D1 (de) 2009-10-22
WO2004006311A3 (en) 2004-03-04
JP4904478B2 (ja) 2012-03-28
AU2003250462A1 (en) 2004-01-23
ATE442667T1 (de) 2009-09-15
EP1522097B1 (de) 2009-09-16
US6991956B2 (en) 2006-01-31
TW200411820A (en) 2004-07-01
DE60329293D1 (de) 2009-10-29
CN100477150C (zh) 2009-04-08
FR2842349B1 (fr) 2005-02-18
EP1535326B1 (de) 2009-09-09
EP1535326A2 (de) 2005-06-01
AU2003249475A1 (en) 2004-01-23
WO2004006311A2 (en) 2004-01-15
US20050191825A1 (en) 2005-09-01
EP1522097A2 (de) 2005-04-13
WO2004006327A3 (en) 2004-03-04
JP2005532688A (ja) 2005-10-27
JP2005532687A (ja) 2005-10-27
KR20050018984A (ko) 2005-02-28
WO2004006327A2 (en) 2004-01-15
KR100796832B1 (ko) 2008-01-22
EP1522097B9 (de) 2010-03-03
TWI289900B (en) 2007-11-11
AU2003250462A8 (en) 2004-01-23
FR2842349A1 (fr) 2004-01-16

Similar Documents

Publication Publication Date Title
ATE443344T1 (de) Übertragung einer dünnen schicht von einer scheibe mit einer pufferschicht
ATE488622T1 (de) Verringerung von karottendefekten bei der siliciumcarbid-epitaxie
Jalaguier et al. Transfer of 3 in GaAs film on silicon substrate by proton implantation process
WO2002015244A3 (en) Process for producing semiconductor article using graded expitaxial growth
US20110244654A1 (en) Method for manufacturing semiconductor substrate
AU2002222036A1 (en) Method for making a substrate
TW200516649A (en) GaN substrate, and manufacturing method for the same, nitride semiconductor device, and manufacturing method for the same
SG125932A1 (en) Method of forming strained silicon on insulator substrate
PL1682701T3 (pl) Podłoże GaN o dużej powierzchni o jednorodnie niskiej gęstości dyslokacji i sposób jego wytwarzania
WO2001059814A3 (en) Semiconductor structure
WO2010015302A2 (en) Relaxation and transfer of strained layers
WO2004061911A3 (en) Semiconductor devices with reduced active region defects and unique contacting schemes
FR2845523B1 (fr) Procede pour realiser un substrat par transfert d'une plaquette donneuse comportant des especes etrangeres, et plaquette donneuse associee
ATE490549T1 (de) Herstellung von gitterabstimmungs- halbleitersubstraten
WO2003045837A3 (en) Stress control of semiconductor microstructures for thin film growth
CN102383192A (zh) 锗衬底的生长方法以及锗衬底
WO2019037331A1 (zh) 一种异质结构的制备方法
CN102439695A (zh) 应变材料层的松弛和转移
TW200705696A (en) Low dislocation density group III nitride layers on silicon carbide substrates and methods of making the same
TWI745110B (zh) 半導體基板及其製造方法
Sawano et al. Surface smoothing of SiGe strain-relaxed buffer layers by chemical mechanical polishing
TW200603445A (en) Gallium nitride-based semiconductor stacked structure, production method thereof, and compound semiconductor and light-emitting device each using the stacked structure
TW200633266A (en) Gallium nitride-based semiconductor stacked structure, method for fabrication thereof, gallium nitride-based semiconductor device and lamp using the device
CN101106067A (zh) 半导体器件与硅衬底的剥离方法
JP2010040737A (ja) 半導体基板及びその製造方法

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties