WO2016158439A1 - 固体撮像素子、撮像装置、並びに電子機器 - Google Patents
固体撮像素子、撮像装置、並びに電子機器 Download PDFInfo
- Publication number
- WO2016158439A1 WO2016158439A1 PCT/JP2016/058452 JP2016058452W WO2016158439A1 WO 2016158439 A1 WO2016158439 A1 WO 2016158439A1 JP 2016058452 W JP2016058452 W JP 2016058452W WO 2016158439 A1 WO2016158439 A1 WO 2016158439A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- solid
- pixels
- transistor
- state imaging
- occf
- Prior art date
Links
- 238000003384 imaging method Methods 0.000 title claims abstract description 133
- 238000009792 diffusion process Methods 0.000 claims abstract description 17
- 238000007667 floating Methods 0.000 claims abstract description 16
- 230000003321 amplification Effects 0.000 claims description 71
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 71
- 230000000694 effects Effects 0.000 claims description 13
- 239000000284 extract Substances 0.000 claims description 12
- 230000035945 sensitivity Effects 0.000 abstract description 13
- 238000005516 engineering process Methods 0.000 abstract description 11
- 238000006243 chemical reaction Methods 0.000 abstract description 9
- 238000000034 method Methods 0.000 description 14
- 230000006870 function Effects 0.000 description 13
- 230000008878 coupling Effects 0.000 description 7
- 238000010168 coupling process Methods 0.000 description 7
- 238000005859 coupling reaction Methods 0.000 description 7
- 230000006866 deterioration Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000003287 optical effect Effects 0.000 description 4
- 230000003071 parasitic effect Effects 0.000 description 4
- 230000007423 decrease Effects 0.000 description 3
- 230000004044 response Effects 0.000 description 3
- 230000000295 complement effect Effects 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000003796 beauty Effects 0.000 description 1
- 210000004204 blood vessel Anatomy 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000003628 erosive effect Effects 0.000 description 1
- 230000036541 health Effects 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 210000004761 scalp Anatomy 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14643—Photodiode arrays; MOS imagers
- H01L27/14645—Colour imagers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14603—Special geometry or disposition of pixel-elements, address-lines or gate-electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14609—Pixel-elements with integrated switching, control, storage or amplification elements
- H01L27/14612—Pixel-elements with integrated switching, control, storage or amplification elements involving a transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1462—Coatings
- H01L27/14621—Colour filter arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14636—Interconnect structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14641—Electronic components shared by two or more pixel-elements, e.g. one amplifier shared by two pixel elements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
- H04N25/77—Pixel circuitry, e.g. memories, A/D converters, pixel amplifiers, shared circuits or shared components
- H04N25/778—Pixel circuitry, e.g. memories, A/D converters, pixel amplifiers, shared circuits or shared components comprising amplifiers shared between a plurality of pixels, i.e. at least one part of the amplifier must be on the sensor array itself
Definitions
- the present technology relates to a solid-state imaging device, an imaging apparatus, and an electronic device, and in particular, the pixels can be further miniaturized by sharing the FD with a plurality of pixels at low cost without reducing sensitivity and conversion efficiency.
- the present invention relates to a solid-state imaging device, an imaging device, and an electronic device.
- CMOS Complementary Metal Oxide Semiconductor
- PD Pixel
- OCL On-chip lens
- FD floating diffusion
- CMOS image sensor called DualDPixel has a structure in which two pixels share one FD, and two pixel transfer gates (hereinafter also simply referred to as TRGs) are adjacent to each other.
- TRGs two pixel transfer gates
- the gate of polysilicon has a two-layer structure. With such a structure, it is possible to reduce the FD region and enlarge the PD region, and as a result, it is possible to improve sensitivity and saturation signal amount (hereinafter also referred to as Qs).
- an amplifier transistor (hereinafter also referred to as an AMP transistor) is used in order to ensure the maximum PD area when the pixels are compressed and arranged.
- the width (L length) must be reduced, and random noise may be deteriorated.
- the PD area must be reduced, and the sensitivity and Qs may be lowered.
- BEOL Back End of Line
- HDR High Dynamic Range
- VSL vertical signal lines
- the present technology has been made in view of such a situation, and in particular, by reducing the sensitivity and conversion efficiency, and by sharing one OCCF with a plurality of pixels at a low cost, the pixels can be made more efficient. It makes it possible to miniaturize.
- a solid-state imaging device includes at least one of OCCF (On Chip Color Filter) that extracts light having a predetermined wavelength from incident light and OCL (On Chip Lens) that collects the incident light.
- the light having a predetermined wavelength extracted by at least one of the light collected by the OCCF and the OCL is used as incident light, and a charge corresponding to the light amount of the incident light is generated by a photoelectric effect for each pixel.
- a floating diffusion (FD) for accumulating charges generated by the photodiode and applying a voltage corresponding to the accumulated charges to the gate of the amplifying transistor.
- a plurality of pixels are arranged with respect to at least one of the OCLs, and are different OCCFs and at least one of the different OCLs.
- One FD is shared by a sharing unit including a plurality of pixels including the pixel.
- the photodiodes for two pixels can be arranged for at least one of the one OCCF and the one OCL.
- the shared unit may include at least one of the plurality of OCCFs and one OCL adjacent in the horizontal direction.
- the shared unit may include at least one of the two or four OCCFs and one OCL adjacent in the horizontal direction.
- the shared unit may include at least one of the plurality of OCCFs and one OCL adjacent in the vertical direction.
- the shared unit may include at least one of two or four OCCFs and one OCL adjacent in the vertical direction.
- the shared unit may include at least one of the plurality of OCCFs and one OCL adjacent in the horizontal direction and the vertical direction.
- the shared unit may include at least one of the plurality of OCCFs and one OCL adjacent to two in the horizontal direction and two in the vertical direction.
- the shared unit may include at least one pixel of the plurality of OCCF and one OCL that extract light of the same wavelength.
- a reset transistor, a transfer transistor, and an amplification transistor can be included.
- a reset transistor, a transfer transistor, an amplification transistor, and a selection transistor can be included.
- a dummy transistor is arranged at a position where arrangement intervals with respect to the reset transistor, the amplification transistor, and the selection transistor are symmetrical with respect to an arrangement direction of the reset transistor, the amplification transistor, and the selection transistor. be able to.
- a vertical signal line for transferring a pixel signal output from the amplification transistor can be further included, and the vertical signal line can be shared by a plurality of the sharing units.
- the source / drain can be shared by a plurality of the sharing units.
- An imaging device includes at least one of OCCF (OnCFChip Color Filter) that extracts light having a predetermined wavelength from incident light and OCL (On Chip Lens) that collects the incident light, Light having a predetermined wavelength extracted by at least one of the light collected by the OCCF and the OCL is used as incident light, and a charge corresponding to the amount of the incident light is generated by a photoelectric effect in units of pixels.
- OCCF OnCFChip Color Filter
- OCL On Chip Lens
- a floating diffusion (FD) that accumulates charges generated by the photodiode, and applies a voltage corresponding to the accumulated charges to the gate of the amplification transistor;
- FD floating diffusion
- One FD is shared by a sharing unit including a plurality of pixels including pixels.
- An electronic device includes at least one of OCCF (On Chip Color Filter) that extracts light having a predetermined wavelength from incident light, and OCL (On Chip Lens) that collects the incident light, At least one of light having a predetermined wavelength extracted by the OCCF and light condensed by the OCL is used as incident light, and a charge corresponding to the amount of the incident light is generated by a photoelectric effect in units of pixels.
- OCCF On Chip Color Filter
- OCL On Chip Lens
- a floating diffusion (FD) that accumulates charges generated by the photodiode, and applies a voltage corresponding to the accumulated charges to the gate of the amplification transistor;
- FD floating diffusion
- One FD is shared by a sharing unit including a plurality of pixels including pixels.
- light of a predetermined wavelength is extracted from incident light by at least one of OCCF (On Chip Filter) and OCL (On Chip Lens) that collects the incident light
- At least one of the light having a predetermined wavelength extracted by the OCCF and the light condensed by the OCL is made incident light by the photodiode, and the amount of the incident light is changed by a photoelectric effect in units of pixels.
- the floating diffusion (FD) accumulates the charge generated by the photodiode, and a voltage corresponding to the accumulated charge is applied to the gate of the amplification transistor.
- a plurality of pixels are arranged for at least one of the one OCL, and at least the different OCCF and the different OCL
- one FD is shared by a sharing unit including a plurality of pixels including any one of the pixels.
- FIG. 5 is a diagram for explaining a layout of BEOL (Back End Line) of the solid-state imaging device of FIG. 4.
- FIG. 5 is a diagram for explaining a layout of a plurality of vertical signal lines of the solid-state imaging device of FIG. 4.
- FIG. 1 shows a circuit configuration example of a pixel unit constituting a solid-state imaging device to which the present technology is applied.
- the reset transistor TR1 the transfer transistor TR2, the amplification transistor TR3, the floating diffusion FD (hereinafter also simply referred to as FD), the photodiode PD (hereinafter simply referred to as PD). And a vertical signal line VSL.
- a solid-state image pickup device including a total of three transistors, that is, a reset transistor TR1, a transfer transistor TR2, and an amplification transistor TR3. It is a solid-state image sensor called a mold.
- PD generates charges according to the amount of incident light by photoelectric conversion, and accumulates the generated charges.
- the transfer transistor TR2 is a transistor that opens and closes in response to a transfer signal applied to the gate.
- the transfer transistor TR2 is turned on when the transfer signal is at a high level, and transfers the charge accumulated in the PD to the FD.
- Electrons are accumulated in the FD according to the quantity of electrons transferred from the PD. Further, the potential of FD is applied to the gate of the amplification transistor TR3.
- the reset transistor TR1 is a transistor that opens and closes in response to the reset signal TR1. When the reset transistor TR1 is on, the charge accumulated in the FD is discharged to the drain terminal D1.
- the amplification transistor TR3 is a transistor that is opened / closed in response to the amplification control signal TR3, amplifies the voltage applied from the drain terminal D2 with an input voltage corresponding to the charge accumulated in the FD, and outputs a vertical signal line as a pixel signal. Output to VSL.
- the transfer transistor TR2 when the transfer transistor TR2 is turned on, the charge accumulated in the PD is transferred to the FD.
- a voltage corresponding to the charge accumulated in the PD is input to the gate of the amplification transistor TR3, whereby the amplification transistor TR3 amplifies the voltage applied by the drain terminal D2, and the vertical signal line as a pixel signal is amplified. Output to VSL.
- pixel signals are output at predetermined time intervals by repeating the same operation.
- the circuit configuration example of the pixel P of the solid-state imaging device includes a reset transistor TR11, a transfer transistor TR12, an amplification transistor TR13, a selection transistor TR14, FD, PD, and a vertical signal line VSL.
- the reset transistor TR11, the transfer transistor TR12, the amplification transistor TR13, the floating diffusion FD, PD, and the vertical signal line VSL, excluding the selection transistor TR14 are respectively the reset transistor TR1, the transfer transistor TR2, and the amplification transistor in FIG. Since it has the same function as TR3, floating diffusion FD, PD, and vertical signal line VSL, the description thereof will be omitted.
- the solid-state imaging device of the type is a solid-state imaging device including four transistors including the reset transistor TR11, the transfer transistor TR12, the amplification transistor TR13, and the selection transistor TR14, the 4Tr. It is a type.
- the selection transistor TR14 is a transistor that opens and closes according to a selection signal applied to the gate.
- the selection transistor TR14 is turned on when the selection signal is at a high level, and is output according to the voltage of the FD applied to the gate of the amplification transistor TR13.
- the pixel signal to be output is output to the vertical signal line VSL.
- the selection transistor TR14 outputs a pixel signal of the selected pixel P.
- FIG. 3 shows a circuit configuration example in which transfer transistors TR12-1 to 12-8 for connecting the cathodes of PD1 to PD8 between source and drain are provided for the same FD.
- FIG. 3 shows a circuit configuration when eight pixels PD1 to PD8 are shared by one FD.
- the FD is used for one pixel of PD1 by controlling the transfer transistor TR12-1 to be on or off while keeping the transfer transistors TR12-2 to 12-8 off. can do. Therefore, by controlling the on / off of the transfer transistors 12-1 to 12-8 with the circuit configuration of the solid-state imaging device in FIG. 3, it becomes possible to switch the FD for each of the PD1 to PD8.
- one FD (including the reset transistor TR11, the transfer transistor TR12, the amplification transistor TR13, the selection transistor TR14, and the vertical signal line VSL) can be shared by eight pixels.
- the transfer transistor TR12. -1,12-2 and the configuration of only PD1 and PD2 realize two-pixel sharing in which one FD is shared by two pixels PD1 and PD2.
- the transfer transistor in addition to one reset transistor TR11, transfer transistor TR12, amplification transistor TR13, selection transistor TR14, and vertical signal line VSL, the transfer transistor
- the transfer transistor By only the configurations of the TRs 12-1 to 12-4 and the PD1 to PD4, four-pixel sharing in which one FD is shared by four pixels is realized.
- transfer is performed in addition to one reset transistor TR11, transfer transistor TR12, amplification transistor TR13, selection transistor TR14, and vertical signal line VSL.
- reset transistor TR11 transfer transistor TR12
- transfer transistor TR12 transfer transistor TR12
- amplification transistor TR13 selection transistor TR14
- vertical signal line VSL vertical signal line
- PDs can be realized by connecting to a common FD via a transfer transistor.
- the aperture ratio to the PD can be improved, and the pixel can be miniaturized without causing a decrease in sensitivity and a decrease in the saturation signal amount Qs. It becomes possible.
- the vertical signal line VSL can be shared by a plurality of pixels, if the coupling between the vertical signal lines VSL is large, there is a concern about signal crossing. That is, when adjacent vertical signal lines VSL1 and VSL2 exist, an output signal is present on the vertical signal line VSL1, and when no output signal is present on the vertical signal line VSL2, the output signal of the vertical signal line VSL1 is the vertical signal line. There is a concern that it may be detected as a pseudo signal on the VSL2.
- the vertical signal line VSL is shared by a plurality of pixels, a sufficient space can be secured between the adjacent vertical signal lines VSL, so that the L length of the amplification transistor (AMP) TR13 can be secured. It becomes possible to reduce the deterioration of random noise.
- AMP amplification transistor
- the solid-state image sensor of the type is described as an example, but needless to say, 3Tr. It may be a circuit configuration of a solid-state imaging device of a type.
- a plurality of pixel groups that share and use one FD described above are referred to as a sharing unit. Therefore, in FIG. 3, the range surrounded by a dotted line is a sharing unit that realizes sharing of two pixels, the range surrounded by a one-dot chain line is a sharing unit that realizes sharing of four pixels, and two points A range surrounded by a chain line is a sharing unit for realizing 8-pixel sharing.
- FIG. 1 A layout of a solid-state imaging device composed of a FEOL (Front End of Line) back-illuminated CMOS (Complementary Metal Oxide Semiconductor) image sensor when one FD is shared by 4 pixels ⁇ 2 pixels of a type will be described.
- FEOL Front End of Line
- CMOS Complementary Metal Oxide Semiconductor
- two long PDs in the vertical direction are arranged in a horizontal direction for one OCCF (On-Chip Color Filter), and a square area is formed by the two PDs arranged continuously in the horizontal direction. Is formed.
- OCCF On-Chip Color Filter
- OCCFs each having a Bayer array of Gb, R, B, and Gr are provided in order from the upper left to the lower direction.
- Gb The rectangular PD1 and PD2 whose vertical side length is longer than the length are provided, similarly, PD3 and PD4 are provided in R, PD5 and PD6 are provided in B, and PD7 and PD8 are provided in Gr. ing.
- a common FD is provided for a total of 8 pixels in which 2 pixels are arranged in a horizontal direction in each of 4 OCCFs in total of 2 ⁇ 2 in the horizontal direction ⁇ vertical direction. These 8 pixels are used as a shared unit for one FD.
- transfer transistors TR12-1 to TR12-4 are provided at the corners of PD1 to PD4 that are in contact with the diagonal positions of the rectangular terminal T1 connected to the FD provided at the center position on the boundary of the OCCF of Gb and R. Is provided.
- transfer transistors TR12-5 to TR12-8 are provided at the corners of PD5 to PD8, which are in contact with the diagonal position of the rectangular FD (T2), which is provided at the center position at the boundary of the B and Gr OCCFs. It has been.
- a selection transistor TR14 is provided.
- well contacts C1 to C3 are provided at the corners of each OCCF, which is the boundary between the two upper OCCFs and the two lower OCCFs.
- the amplification transistor TR13 in FIG. 4 can extend the horizontal length in the figure by sharing pixels, it is possible to prevent the deterioration of random noise. Further, by sharing one FD among a plurality of pixels covered by a plurality of OCCFs, the area of the PD can be increased. For this reason, it is possible to improve sensitivity characteristics and to improve the saturation signal amount Qs. Further, due to the arrangement of the transfer transistors TR12-1 to TR12-4 and TR12-5 to TR12-8 with respect to the PD, and the symmetry in the reset transistor TR11, the amplification transistor TR13, and the selection transistor TR14, sensitivity non-uniformity (PRNU ) Can be reduced.
- PRNU sensitivity non-uniformity
- FIG. 5 shows wirings when two shared units of 8 pixels of 4 pixels ⁇ 2 pixels sharing an FD are horizontally arranged. This indicates that the part is connected to the other.
- the wirings in FIG. 5 are, from the top, the control signal line Sel of the selection transistor TR14, the power supply line VDD, the transfer control signal line B2_R of the PD6 of the right pixel of the common unit B surrounded by the right dotted line, the right side PD5 transfer control signal line B2_L of the pixel on the left side of the sharing unit B, PD2 transfer control signal line Gb_R of the pixel on the right side of Gb, PD1 transfer control signal line Gb_L of the pixel on the left side of Gb, The transfer control signal line B1_R of the PD6 of the pixel on the right side of B and the transfer control signal line B1_L of the PD5 of the pixel on the left side of B on the left sharing unit.
- the transfer control signal line R2_R of the PD4 of the right pixel of the right sharing unit R and the transfer control signal lines R2_L, Gr of the PD3 of the left pixel of the right sharing unit R are arranged.
- connection patterns there are two types of connection patterns alternately in the horizontal direction in a sharing unit of 4 pixels ⁇ 2 pixels sharing the FD.
- the vertical distance is two pixels, so that the degree of freedom in layout can be increased.
- the source / drain may be shared by a plurality of sharing units, and the same effect can be obtained.
- the vertical signal line VSL has a space of 4 pixels in the horizontal direction (corresponding to 2 pixels in the vertical direction), a plurality of lines can be wired. For example, as shown in FIG. In a shared unit of 4 pixels ⁇ 2 pixels, four vertical signal lines VSL1 to VSL4 can be provided, and power supply lines VDD can be wired at both ends thereof. Furthermore, between each vertical signal line VSL, the shield VSS is provided between each wiring, and it becomes possible to reduce the interference by coupling.
- the configuration in which two PDs that are long in the vertical direction are provided in the horizontal direction per one OCCF has been described.
- the PD is detected as a phase detection pixel (ZAF). Pixel). That is, two adjacent PDs long in the vertical direction can be used as a left light-shielded pixel in which the left half of the pixel is not shielded, and as the right light-shielded pixel in which the right half is not shielded. Images captured by the respective PDs are shifted to the left and right according to the focal length.
- the focus adjustment can be performed at high speed by obtaining the focal length deviation amount based on the phase difference and performing the focus adjustment.
- 3Tr. Reset transistor TR1, transfer transistor TR2, and amplification transistor TR3 in the solid-state imaging device of the type are 4Tr. This is the same as the reset transistor TR11, transfer transistor TR12, and amplification transistor TR13 in the solid-state imaging device of the type. Accordingly, the transfer transistors TR2-1 to TR2-8 of PD1 to PD8 in FIG. 7 are the same as the transfer transistors TR12-1 to TR12-8 in FIG.
- 3Tr In the case of a solid-state image sensor of the type, a reset transistor TR1 and an amplifying transistor TR3 are respectively provided at the centers of the lower ends of R and Gr across the lower S / D (source / drain) in the figure. 3Tr. In the case of a solid-state image sensor of the type, the symmetry in the arrangement of each configuration is 4Tr. Since it becomes higher than the arrangement of each configuration of the solid-state imaging device of the type, it is possible to further reduce the sensitivity non-uniformity.
- the layout of the solid-state imaging device in FIG. 8 differs from the layout of the solid-state imaging device in FIG. 4 in that the arrangement of the well contacts does not straddle the space where the PD1 to PD8 are arranged, and the reset transistor TR11, the amplification transistor This is in the vicinity of TR13 and selection transistor TR14.
- well contacts C1, C2 are provided so as to sandwich the reset transistor TR11, the amplification transistor TR13, and the selection transistor TR14.
- the well contacts C1 and C2 are arranged at positions distant from the transfer transistors TR12-1 to TR12-8, the influence of the strong electric field generated when the transfer transistors TR12-1 to TR12-8 are turned on. It becomes possible to make it hard to receive, and it becomes possible to reduce the white spot risk which arises in connection with this.
- the layout in which the well contact in the solid-state image sensor of the type is provided in the vicinity of the pixel transistor has been described.
- a well contact in a solid-state image sensor of the type may be provided in the vicinity of the pixel transistor.
- FIG. 9 shows 3Tr. 1 shows a layout in which a well contact in a solid-state image sensor of the type is provided in the vicinity of a pixel transistor.
- the same name and the same reference numerals are given to the configurations having the same functions as those in the layout of the solid-state imaging device in FIG. It will be omitted as appropriate.
- well contacts C1 and C2 are provided in the vicinity of the reset transistor TR1 and the amplification transistor TR3.
- Such an arrangement can suppress the reduction of the saturation signal amount Qs and reduce the white spot risk. Further, it is possible to ensure the horizontal width (L length) of each pixel transistor in the drawing.
- ⁇ Fifth embodiment> ⁇ 4Tr.
- Layout of solid-state imaging device sharing one FD with 2 pixels ⁇ 4 pixels of the type> In the foregoing, an example has been described in which a total of 8 pixels of 4 pixels ⁇ 2 pixels is used as a sharing unit for sharing one FD for a total of 8 pixels using different OCCFs. However, the layout of a plurality of pixels as a common unit may be other than this, and for example, a shared unit for sharing one FD for 2 pixels ⁇ 4 pixels may be used.
- FIG. 10 shows a layout of a solid-state imaging device in which 2 pixels ⁇ 4 pixels are shared units for sharing one FD.
- two vertically long PDs are arranged in the horizontal direction for one OCCF (On-Chip-Color Filter).
- a square region is formed by the two PDs arranged continuously in the horizontal direction.
- a total of four OCCFs repeated twice are used as one shared unit.
- Gr's two OCCFs are repeated twice, for a total of four OCCFs as the other shared unit.
- a column in which the one shared unit is repeatedly arranged in the vertical direction and a column in which the other shared unit is repeatedly arranged in the vertical direction are alternately arranged.
- rectangular PD1 and PD2 having a longer side length in the vertical direction than the length in the horizontal direction are provided for each OCCF from the top to Gb.
- PD3 and PD4 are provided in R
- PD5 and PD6 are provided in the second Gb below the PD
- PD7 and PD8 are provided in the Gr below the PD.
- a common FD is provided for a total of 8 pixels in which 2 pixels are arranged in the horizontal direction in each of 4 OCCFs in total of 1 ⁇ 4 in the horizontal direction ⁇ vertical direction. It has been.
- transfer transistors TR12-1 to TR12-4 are provided at corners of PD1 to PD4, which are in contact with diagonal positions of the rectangular FD (T1) provided at the center position of the OCCF boundary of the upper Gb and R. Is provided.
- transfer transistors TR12-5 to TR12-8 are provided at the corners of PD5 to PD8 that are in contact with the diagonal position of the rectangular FD (T2) provided at the center position of the OCCF boundary of the lower Gb and R. Is provided.
- a selection transistor TR14 and an amplification transistor TR13 connected to are provided. Further, a reset transistor TR11 is provided at the center of the lower R OCCF boundary so as to straddle the S / D.
- well contacts C1, C2, and C3, C4 are provided at the corners of the OCCFs of the upper and lower GCFs, respectively, at the corners of the OCCFs.
- the solid-state imaging device of FIG. 10 since the two OCCFs of the same color share the same FD in the sharing unit, it becomes possible to perform FD addition of the pixel signals of the same color pixels, and to increase the dynamic range. It becomes possible to enlarge. Also, in the BEOL layout, as with the configuration of the solid-state imaging device in FIG. 5, it is easy to arrange drive wiring for HDR driving, and it is possible to reduce the influence of parasitic capacitance due to coupling between driving wirings. Become.
- FIG. 11 shows a layout of a solid-state imaging device in which a source / drain (S / D) is shared by shared units adjacent in the horizontal direction.
- S / D source / drain
- the layout of the solid-state imaging device in FIG. 11 is different from the layout of the solid-state imaging device in FIG. 10 in that the source / drain (S / D) is shared between sharing units indicated by adjacent dotted lines. .
- the arrangement of the amplification transistor TR13 and the selection transistor TR14 in the sharing unit on the right side in FIG. The arrangement is reversed left and right.
- each selection transistor TR14 and amplification transistor TR13 is ensured by sharing the source / drain (S / D) in the shared unit adjacent in the horizontal direction. Is possible.
- the layout in which the source / drain (S / D) is shared by adjacent shared units has been described.
- the vertical signal lines may be shared by shared units adjacent in the horizontal direction.
- FIG. 12 shows a layout of a solid-state imaging device in which vertical signal lines are shared by shared units adjacent in the horizontal direction.
- the same name and the same reference numerals are given to the configurations having the same functions as those in the layout of the solid-state imaging device in FIG. It will be omitted as appropriate.
- a vertical signal line VSL (not shown) is provided so as to extend in the vertical direction in the vicinity of the center position with respect to the horizontal direction in FIG. Shared by unit. Therefore, the selection transistor TR14 and the amplification transistor in FIG. 11 are easily connected to the same vertical signal line VSL provided at the boundary of the two shared units in FIG. 12 so that the selection transistor TR14 in both common units can be easily connected.
- TR13 is arranged so that the left and right sides are interchanged within the sharing unit in the figure.
- each of the selections is made by further sharing the vertical signal line VSL, as in the case of sharing the source / drain (S / D) in the sharing unit adjacent in the horizontal direction. It is possible to ensure the L length of the transistor TR14 and the amplification transistor TR13.
- FIG. 13 shows a reset on the source / drain (S / D) adjacent to PD7 which is one of the left and right PDs at the lower end of the bottom OCCF instead of one reset transistor TR11 in the solid-state imaging device of FIG.
- the transistor TR11 is provided, and the reset transistor (dummy transistor) TR11 having the same configuration as the reset transistor TR11 is provided on the source / drain (S / D) adjacent to the other PD PD8.
- the layout is shown. If only one of the left and right transistors functions as the reset transistor TR11, the other may be the same dummy transistor as the reset transistor TR11.
- the reset transistor TR11 in the solid-state imaging device shown in FIGS. 11 and 12 described above may be configured by two reset transistors TR11 (which may be either dummy transistor) as shown in FIG. An effect can be produced.
- Layout of Solid-State Image Sensor that Shares FD with Type 2 Pixel ⁇ 4 Pixel> In the above, 4Tr.
- the layout of the solid-state imaging device sharing the FD with 2 ⁇ 4 pixels of the type has been described.
- the FD may be shared by 2 pixels ⁇ 4 pixels of the type.
- FIG. 14 shows 3Tr. 2 shows a layout of a solid-state imaging device in which an FD is shared by a type 2 pixel ⁇ 4 pixel.
- configurations having the same functions as those in the solid-state image sensor layout of FIG. 10 are denoted by the same names and the same reference numerals. It will be omitted as appropriate.
- the layout of the solid-state imaging device in FIG. 14 is different from the layout of the solid-state imaging device in FIG. 10 in that the reset transistor TR1, transfer transistor is replaced with the reset transistor TR11, transfer transistor TR12, amplification transistor TR13, and selection transistor TR14.
- the transistor TR2 and the amplification transistor TR3 are provided.
- transfer transistors TR2-1 to TR2-8 are provided at positions corresponding to PD1 to PD8, respectively, and instead of the amplification transistor TR13 and the selection transistor TR14, the amplification transistor TR3 includes the OCCF of the upper R.
- the lower Gr is provided at the center of the boundary with the OCCF.
- a reset transistor TR1 is provided instead of the reset transistor TR11.
- the L length of the amplification transistor TR3 can be easily ensured, so that the deterioration of random noise can be reduced.
- the positions of the well contacts C1 to C4 are movable as in the layout of the solid-state imaging device described with reference to FIGS. 4 and 7, and are limited to the arrangement in the solid-state imaging device of FIGS. It is not a thing.
- Layout of solid-state imaging device sharing FD with 8 pixels ⁇ 1 pixel> In the above, an example has been described in which a total of four 1 ⁇ 4 pixels are used as a sharing unit for sharing one FD for a total of eight pixels using different OCCFs. However, the layout of a plurality of pixels as a common unit may be other than this, for example, a common unit for sharing one FD for 8 pixels ⁇ 1 pixel may be used.
- FIG. 15 shows a layout of a solid-state imaging device in which 8 pixels ⁇ 1 pixel is a sharing unit for sharing one FD.
- FIG. 15 as in the case of the solid-state imaging device of FIG. 4, two long PDs in the vertical direction are arranged in the horizontal direction for one OCCF (On Chip Color Filter). A square region is arranged by the two PDs arranged in this manner.
- OCCF On Chip Color Filter
- Gr OCCF is repeated twice, and a total of four OCCFs are used as one shared unit.
- Gb is arranged adjacent to the other horizontal direction on the upper row side in the figure among Gb, R, B, and Gr constituting the Bayer array.
- B OCCF is repeated twice, and a total of four OCCFs are used as the other shared unit.
- the rows in which the one shared unit is repeatedly arranged in the horizontal direction and the rows in which the other shared unit is repeatedly arranged in the horizontal direction are alternately arranged.
- rectangular PD1 and PD2 having longer vertical side length than horizontal side length are provided for each OCCF from left to right, respectively.
- PD3 and PD4 are provided on the right side Gr
- PD5 and PD6 are provided on the right side R
- PD7 and PD8 are provided on the right side Gr.
- a common FD is provided for a total of 8 pixels in which 2 pixels are arranged in a horizontal direction in each of 4 OCCFs in total of 4 ⁇ 1 in the horizontal direction ⁇ vertical direction. It has been.
- transfer transistors TR12-1 and TR12-2 are provided at the corners of PD3 and PD4 that are in contact with the end of the square FD (T2).
- transfer transistors TR12-5 and TR12-6 are provided at the corners of PD5 and PD6 that are in contact with the end of the square FD (T3).
- Transfer transistors TR12-7 and TR12-8 are provided at the corners of PD7 and PD8 that are in contact with the end of the square FD (T4). Further, by connecting the terminals T1 to T4 to the same FD with the same wiring, the same FD is shared by the PD1 to PD8.
- a reset transistor TR11, an amplification transistor TR13, and a selection transistor TR14 connected to the connected wiring are provided.
- well contacts C1 to C5 are provided at the upper end portions of the OCCFs of R, Gb, R, and Gb and at the corners on the left and right boundaries, respectively.
- the layout of the solid-state imaging device in FIG. 15 it becomes easy to ensure the horizontal length in the figure, so that the L length of the reset transistor TR11, the amplification transistor TR13, and the selection transistor TR14 can be easily extended. It becomes possible to reduce the deterioration of random noise.
- the two OCCFs of the same color share the same FD in the sharing unit, it becomes possible to add the pixel signals of the same color pixels by FD.
- the range can be expanded.
- the BEOL layout when a plurality of vertical signal lines VSL are provided, a sufficient space in the horizontal direction is ensured, so that interference due to coupling between the vertical signal lines VSL can be reduced. .
- the solid-state imaging device shown in FIG. 16 has the same dummy transistor as any of the reset transistor TR11, amplification transistor TR13, and selection transistor TR14 in the layout of the solid-state imaging device shown in FIG. The symmetry in the arrangement is improved.
- the solid-state imaging device of FIG. 16 has a configuration in which a reset transistor TR11, a dummy transistor TRD, an amplification transistor TR13, and a selection transistor TR14 are provided at the center lower end of each OCCF of R, Gr, R, and Gr. It is a thing.
- Such a configuration improves the symmetry in the horizontal direction and improves the sensitivity non-uniformity.
- the layout of the solid-state imaging device as a shared unit composed of 8 pixels ⁇ 1 pixel of the type has been described.
- FIG. 17 shows 3Tr. As a shared unit of 8 pixels ⁇ 1 pixel. 1 shows a layout of a solid-state imaging device of a type. In the layout of the solid-state imaging device in FIG. 17, the same name and the same reference numeral are given to the configuration having the same function as the configuration in the layout of the solid-state imaging device in FIG. Shall be omitted as appropriate.
- the layout of the solid-state imaging device in FIG. 17 is different from the layout of the solid-state imaging device in FIG. 16 in place of the transfer transistors TR12-1 to TR12-8 provided in PD1 to PD8.
- TR2-8 is provided, and on the left and right boundaries between two R and Gr among the four OCCFs of R, Gr, R, and Gr arranged in the horizontal direction as a shared unit.
- the reset transistor TR1 and the amplification transistor TR3 are provided at the lower end so as to straddle the S / D from the left.
- the L length of the reset transistor TR1 and the amplification transistor TR3 can be easily secured, so that deterioration of random noise can be reduced.
- ⁇ Thirteenth embodiment> ⁇ Layout of a solid-state imaging device configured to share an FD with a number of pixels other than 8>
- the solid-state imaging device has been described in which one FD is shared using eight pixels of different OCCF as a sharing unit.
- the OCD is different and shares one FD with the other number of pixels. It may be a solid-state imaging device.
- the layout may be a solid-state imaging device having a common unit that shares one FD with a total of four pixels of 2 pixels ⁇ 2 pixels.
- two OCCFs in one vertical direction of the Gb and R Bayer arrays are used as a shared unit.
- two OCCFs in the other vertical direction of the Bayer array of B and Gr are sequentially used from the top to the bottom in the adjacent column as the other shared unit.
- a column in which the one shared unit is repeatedly arranged in the vertical direction and a column in which the other shared unit is repeatedly arranged in the vertical direction are alternately arranged.
- a common FD is provided for a total of four pixels in which two pixels are arranged in the horizontal direction in each of two total OCCFs of 1 ⁇ 2 in the horizontal direction ⁇ vertical direction. It has been.
- transfer transistors TR12-1 to TR12-4 are provided at corners of PD1 to PD4, which are in contact with diagonal positions of the rectangular FD (T1) provided at the center position of the OCCF boundary of the upper Gb and R. Is provided.
- the amplification transistor TR13 connected to the wiring connected to the common rectangular FD (T1) from the left so as to straddle the S / D (source drain), and the selection transistor TR14 is provided.
- well contacts C1 and C2 are provided at the boundaries of the OCCFs of Gb and R, respectively, at the corners of the OCCFs.
- the BEOL layout it becomes easy to arrange the drive wiring for the HDR drive, and furthermore, the influence of the parasitic capacitance due to the coupling between the drive wirings can be reduced.
- the number of pixels sharing one FD may be other number of pixels, for example, 8 pixels, 4 pixels, etc., and the arrangement is long in the vertical direction or the horizontal direction.
- the shared pixels may be 8 pixels or 4 pixels included in the four OCCFs.
- a plurality of pixels are arranged for the same OCCF (On Chip Color Filter), and one FD is a shared unit including a plurality of pixels including pixels of different OCCFs.
- OCL On Chip Lens
- FD a sharing unit including a plurality of pixels including pixels of different OCLs
- FD a configuration in which OCCF and OCL are stacked may be employed.
- the solid-state imaging device described above can be applied to various electronic devices such as an imaging device such as a digital still camera and a digital video camera, a mobile phone having an imaging function, or other devices having an imaging function. .
- FIG. 19 is a block diagram illustrating a configuration example of an imaging device as an electronic apparatus to which the present technology is applied.
- An imaging apparatus 201 illustrated in FIG. 19 includes an optical system 202, a shutter device 203, a solid-state imaging device 204, a drive circuit 205, a signal processing circuit 206, a monitor 207, and a memory 208, and displays still images and moving images. Imaging is possible.
- the optical system 202 includes one or more lenses, guides light (incident light) from a subject to the solid-state image sensor 204, and forms an image on the light receiving surface of the solid-state image sensor 204.
- the shutter device 203 is disposed between the optical system 202 and the solid-state imaging device 204, and controls the light irradiation period and the light-shielding period to the solid-state imaging device 204 according to the control of the drive circuit 1005.
- the solid-state image sensor 204 is configured by a package including the above-described solid-state image sensor.
- the solid-state imaging device 204 accumulates signal charges for a certain period in accordance with light imaged on the light receiving surface via the optical system 202 and the shutter device 203.
- the signal charge accumulated in the solid-state image sensor 204 is transferred according to a drive signal (timing signal) supplied from the drive circuit 205.
- the drive circuit 205 outputs a drive signal for controlling the transfer operation of the solid-state image sensor 204 and the shutter operation of the shutter device 203 to drive the solid-state image sensor 204 and the shutter device 203.
- the signal processing circuit 206 performs various types of signal processing on the signal charges output from the solid-state imaging device 204.
- An image (image data) obtained by the signal processing by the signal processing circuit 206 is supplied to the monitor 207 and displayed, or supplied to the memory 208 and stored (recorded).
- FIG. 20 is a diagram illustrating a usage example in which the above-described solid-state imaging device is used.
- the solid-state imaging device described above can be used in various cases for sensing light such as visible light, infrared light, ultraviolet light, and X-ray as follows.
- Devices for taking images for viewing such as digital cameras and mobile devices with camera functions
- Devices used for traffic such as in-vehicle sensors that capture the back, surroundings, and interiors of vehicles, surveillance cameras that monitor traveling vehicles and roads, and ranging sensors that measure distances between vehicles, etc.
- Equipment used for home appliances such as TVs, refrigerators, air conditioners, etc. to take pictures and operate the equipment according to the gestures ⁇ Endoscopes, equipment that performs blood vessel photography by receiving infrared light, etc.
- Equipment used for medical and health care ⁇ Security equipment such as security surveillance cameras and personal authentication cameras ⁇ Skin measuring instrument for photographing skin and scalp photography Such as a microscope to do beauty Equipment used for sports-Equipment used for sports such as action cameras and wearable cameras for sports applications-Used for agriculture such as cameras for monitoring the condition of fields and crops apparatus
- this technique can also take the following structures.
- OCL On Chip Lens
- At least one of light having a predetermined wavelength extracted by the OCCF and light condensed by the OCL is used as incident light, and a charge corresponding to the amount of the incident light is generated by a photoelectric effect in units of pixels.
- a plurality of pixels are arranged for at least one of the one OCCF and the one OCL, and includes different OCCF and at least one pixel of the different OCL,
- the shared unit includes a plurality of pixels of the OCCF and the OCL adjacent to each other in two in the horizontal direction and two in the vertical direction.
- the shared unit includes a plurality of pixels of the plurality of OCCFs and OCLs that extract light having the same wavelength.
- the solid-state imaging device including a reset transistor, a transfer transistor, an amplification transistor, and a selection transistor.
- a dummy transistor is disposed at a position where arrangement intervals with respect to the reset transistor, the amplification transistor, and the selection transistor are symmetrical with respect to an arrangement direction of the reset transistor, the amplification transistor, and the selection transistor.
- the solid-state image sensor as described in. (13) It further includes a vertical signal line for transferring a pixel signal output from the amplification transistor, The solid-state imaging device according to any one of (1) to (12), wherein the vertical signal line is shared by a plurality of the sharing units.
- the solid-state imaging device according to any one of (1) to (13), wherein the source / drain is shared by the plurality of sharing units.
- OCCF On Chip Color Filter
- OCL On Chip Lens
- a photodiode A floating diffusion (FD) for accumulating charges generated by the photodiode and applying a voltage corresponding to the accumulated charges to the gate of the amplification transistor;
- a plurality of pixels are arranged for at least one of the one OCCF and the one OCL, and includes different OCCF and at least one pixel of the different OCL,
- An imaging apparatus in which one FD is shared by a shared unit composed of a plurality of pixels.
- At least one of OCCF On Chip Color Filter
- OCL On Chip Lens
- a photodiode A floating diffusion (FD) for accumulating charges generated by the photodiode and applying a voltage corresponding to the accumulated charges to the gate of the amplification transistor;
- a plurality of pixels are arranged for at least one of the one OCCF and the one OCL, and includes different OCCF and at least one pixel of the different OCL,
- TR1 reset transistor TR2, TR2-1 to TR2-8 transfer transistor, TR3 amplification transistor, TR11 reset transistor, TR12, TR12-1 to TR12-8 transfer transistor, TR13 amplification transistor, TR14 selection transistor, PD, PD1 to PD8 photo Diode, FD floating diffusion
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Signal Processing (AREA)
- Multimedia (AREA)
- Solid State Image Pick-Up Elements (AREA)
- Transforming Light Signals Into Electric Signals (AREA)
- Measuring Fluid Pressure (AREA)
Abstract
Description
<3Tr.型の固体撮像素子の回路構成例>
図1は、本技術を適用した固体撮像素子を構成する画素単位の回路構成例を示すものである。
次に、図2を参照して、4Tr.型の固体撮像素子の回路構成例を説明する。
次に、図3を参照して、1のFDを複数の画素により共有する場合の回路構成例について説明する。
次に、図4を参照して、4Tr.型の4画素×2画素で1のFDを共有する場合のFEOL(Front End of Line)の裏面照射型CMOS(Complementary Metal Oxide Semiconductor)イメージセンサからなる固体撮像素子のレイアウトについて説明する。
<3Tr.型の画素を4画素×2画素で1のFDを共有する場合のレイアウト>
次に、図7を参照して、3Tr.型の画素を4×2画素で1のFDを共有する場合のレイアウトについて説明する。尚、図7の固体撮像素子のレイアウトにおいて、図4における固体撮像素子のレイアウトにおける構成と同一の機能を備えた構成については、同一の名称、および同一の符号を付しており、その説明は適宜省略するものとする。
<4Tr.型の固体撮像素子においてウェルコンタクトを画素トランジスタの近傍に設ける場合のレイアウト>
次に、図8を参照して、ウェルコンタクトが画素トランジスタ(リセットトランジスタTR1,TR11、増幅トランジスタTR3,TR13、選択トランジスタTR14)の近傍に設けられる場合の固体撮像素子のレイアウトについて説明する。
<3Tr.型の固体撮像素子においてウェルコンタクトを画素トランジスタの近傍に設ける場合のレイアウト>
以上においては、4Tr.型の固体撮像素子におけるウェルコンタクトを画素トランジスタの近傍に設けるレイアウトについて説明してきたが、3Tr.型の固体撮像素子におけるウェルコンタクトを画素トランジスタの近傍に設けるようにしてもよい。
<4Tr.型の2画素×4画素で1のFDを共有する固体撮像素子のレイアウト>
以上においては、4画素×2画素の合計8画素について、異なるOCCFを利用する合計8画素について、1のFDを共有化する共有単位とする例について説明してきた。しかしながら、共通単位とする複数の画素のレイアウトは、これ以外でもよく、例えば、2画素×4画素について、1のFDを共有化する共有単位とするようにしてもよい。
<4Tr.型の2画素×4画素でFDを共有し、隣り合う共有単位でソースドレインを共通化する固体撮像素子のレイアウト>
<4Tr.型の2画素×4画素で1のFDを共有し、隣り合う共有単位で垂直信号線を共通化する固体撮像素子のレイアウト>
<リセットトランジスタと、そのダミートランジスタを設けるようにした固体撮像素子のレイアウト>
以上においては、リセットトランジスタTR11は、4個のOCCFからなる2画素×4画素で1のFDを共有する合計8画素の共有単位に対して1個設ける例について説明してきたが、最下段のOCCFの下端部の左右の一方のPDに隣接するソースドレイン(S/D)上にリセットトランジスタTR11を設けるようにして、他方のPDに隣接するソースドレイン(S/D)上にリセットトランジスタTR11と同一の構成のダミートランジスタを設けるようにすることで、水平方向の対称性を向上させ、感度不均一性を低減させるようにしてもよい。
<3Tr.型の2画素×4画素でFDを共有する固体撮像素子のレイアウト>
以上においては、4Tr.型の2画素×4画素でFDを共有する固体撮像素子のレイアウトについて説明してきたが、3Tr.型の2画素×4画素でFDを共有するようにしてもよい。
<4Tr.型の8画素×1画素でFDを共有する固体撮像素子のレイアウト>
以上においては、1×4の合計4個について、異なるOCCFを利用する合計8画素について、1のFDを共有化する共有単位とする例について説明してきた。しかしながら、共通単位とする複数の画素のレイアウトは、これ以外でもよく、例えば、8画素×1画素について、1のFDを共有化する共有単位とするようにしてもよい。
<4Tr.型の8画素×1画素でFDを共有し、ダミートランジスタを設けるようにした固体撮像素子のレイアウト>
以上においては、8画素×1画素からなる共有単位における4個のOCCFの下端部であって、水平方向の境界部分にリセットトランジスタTR11、増幅トランジスタTR13、および選択トランジスタTR14が設けられる例について説明してきた。しかしながら、リセットトランジスタTR11、増幅トランジスタTR13、および選択トランジスタTR14のいずれかと同様の構成であって、トランジスタとして機能しないダミートランジスタを1個加えて、4個のOCCFのそれぞれの下端部にトランジスタを形成し、対称性を向上させるようにしてもよい。
<3Tr.型の8画素×1画素でFDを共有するようにした固体撮像素子のレイアウト>
以上においては、4Tr.型の8画素×1画素からなる共有単位とする固体撮像素子のレイアウトについて説明してきたが、4Tr.型の固体撮像素子に代えて、3Tr.型の固体撮像素子から構成されるようにしてもよい。
<8画素以外の画素数でFDを共有するようにした固体撮像素子のレイアウト>
以上においては、異なるOCCFの8画素を共有単位として、1のFDを共有するようにした固体撮像素子について説明してきたが、異なるOCCFであって、それ以外の個数の画素で1のFDを共有するようにした固体撮像素子でもよい。
上述した固体撮像素子は、例えば、デジタルスチルカメラやデジタルビデオカメラなどの撮像装置、撮像機能を備えた携帯電話機、または、撮像機能を備えた他の機器といった各種の電子機器に適用することができる。
<固体撮像素子の使用例>
・自動停止等の安全運転や、運転者の状態の認識等のために、自動車の前方や後方、周囲、車内等を撮影する車載用センサ、走行車両や道路を監視する監視カメラ、車両間等の測距を行う測距センサ等の、交通の用に供される装置
・ユーザのジェスチャを撮影して、そのジェスチャに従った機器操作を行うために、TVや、冷蔵庫、エアーコンディショナ等の家電に供される装置
・内視鏡や、赤外光の受光による血管撮影を行う装置等の、医療やヘルスケアの用に供される装置
・防犯用途の監視カメラや、人物認証用途のカメラ等の、セキュリティの用に供される装置
・肌を撮影する肌測定器や、頭皮を撮影するマイクロスコープ等の、美容の用に供される装置
・スポーツ用途等向けのアクションカメラやウェアラブルカメラ等の、スポーツの用に供される装置
・畑や作物の状態を監視するためのカメラ等の、農業の用に供される装置
(1) 入射光より所定の波長の光を抽出するOCCF(On Chip Color Filter)、および、前記入射光を集光するOCL(On Chip Lens)の少なくともそのいずれかと、
前記OCCFにより抽出された所定の波長の光、および、前記OCLにより集光された光の少なくともそのいずれかを入射光とし、画素単位で光電効果により前記入射光の光量に応じた電荷を発生するフォトダイオードと、
前記フォトダイオードにより発生された電荷を蓄積し、蓄積された電荷に応じた電圧を増幅トランジスタのゲートに印加するフローティングディフュージョン(FD)とを含み、
1の前記OCCF、および、1の前記OCLの少なくともそのいずれかに対して複数の画素が配置される構成であって、異なる前記OCCF、および、異なる前記OCLの少なくともそのいずれかの画素を含む、複数の画素からなる共有単位で、1の前記FDが共有される
固体撮像素子。
(2) 1の前記OCCFおよび1の前記OCLの少なくともそのいずれかに対して、2画素分の前記フォトダイオードが配設されている
(1)に記載の固体撮像素子。
(3) 前記共有単位は、水平方向に隣接する複数の前記OCCFおよび前記OCLの少なくともそのいずれかの画素を含む
(1)または(2)に記載の固体撮像素子。
(4) 前記共有単位は、水平方向に隣接する2個、または4個の前記OCCFおよび前記OCLの少なくともそのいずれかの画素を含む
(3)に記載の固体撮像素子。
(5) 前記共有単位は、垂直方向に隣接する複数の前記OCCFおよび前記OCLの少なくともそのいずれかの画素を含む
(1)または(2)に記載の固体撮像素子。
(6) 前記共有単位は、垂直方向に隣接する2個、または4個の前記OCCFおよび前記OCLの少なくともそのいずれかの画素を含む
(5)に記載の固体撮像素子。
(7) 前記共有単位は、水平方向および垂直方向に隣接する複数の前記OCCFおよび前記OCLの少なくともそのいずれかの画素を含む
(1)または(2)に記載の固体撮像素子。
(8) 前記共有単位は、水平方向に2個、および垂直方向に2個に隣接する複数の前記OCCFおよび前記OCLの少なくともそのいずれかの画素を含む
(7)に記載の固体撮像素子。
(9) 前記共有単位は、同一の波長の光を抽出する複数の前記OCCFおよび前記OCLの少なくともそのいずれかの画素を含む
(1)乃至(8)のいずれかに記載の固体撮像素子。
(10) リセットトランジスタ、転送トランジスタ、および増幅トランジスタを含む
(1)乃至(9)のいずれかに記載の固体撮像素子。
(11) リセットトランジスタ、転送トランジスタ、増幅トランジスタ、および選択トランジスタを含む
(1)乃至(10)のいずれかに記載の固体撮像素子。
(12) 前記リセットトランジスタ、前記増幅トランジスタ、および前記選択トランジスタの配列方向に対して、前記リセットトランジスタ、前記増幅トランジスタ、および前記選択トランジスタに対する配置間隔が対称となる位置にダミートランジスタが配設される
(11)に記載の固体撮像素子。
(13) 前記増幅トランジスタより出力される画素信号を転送する垂直信号線をさらに含み、
前記垂直信号線は、複数の前記共有単位で共有される
(1)乃至(12)のいずれかに記載の固体撮像素子。
(14) ソースドレインは、複数の前記共有単位で共有される
(1)乃至(13)のいずれかに記載の固体撮像素子。
(15) 入射光より所定の波長の光を抽出するOCCF(On Chip Color Filter)、および、前記入射光を集光するOCL(On Chip Lens)の少なくともそのいずれかと、
前記OCCFにより抽出された所定の波長の光、および、前記OCLにより集光された光の少なくともそのいずれかを入射光とし、画素単位で光電効果により前記入射光の光量に応じた電荷を発生するフォトダイオードと、
前記フォトダイオードにより発生された電荷を蓄積し、蓄積された電荷に応じた電圧を増幅トランジスタのゲートに印加するフローティングディフュージョン(FD)とを含み、
1の前記OCCF、および、1の前記OCLの少なくともそのいずれかに対して複数の画素が配置される構成であって、異なる前記OCCF、および、異なる前記OCLの少なくともそのいずれかの画素を含む、複数の画素からなる共有単位で、1の前記FDが共有される
撮像装置。
(16) 入射光より所定の波長の光を抽出するOCCF(On Chip Color Filter)、および、前記入射光を集光するOCL(On Chip Lens)の少なくともそのいずれかと、
前記OCCFにより抽出された所定の波長の光、および、前記OCLにより集光された光の少なくともそのいずれかを入射光とし、画素単位で光電効果により前記入射光の光量に応じた電荷を発生するフォトダイオードと、
前記フォトダイオードにより発生された電荷を蓄積し、蓄積された電荷に応じた電圧を増幅トランジスタのゲートに印加するフローティングディフュージョン(FD)とを含み、
1の前記OCCF、および、1の前記OCLの少なくともそのいずれかに対して複数の画素が配置される構成であって、異なる前記OCCF、および、異なる前記OCLの少なくともそのいずれかの画素を含む、複数の画素からなる共有単位で、1の前記FDが共有される
電子機器。
Claims (16)
- 入射光より所定の波長の光を抽出するOCCF(On Chip Color Filter)、および、前記入射光を集光するOCL(On Chip Lens)の少なくともそのいずれかと、
前記OCCFにより抽出された所定の波長の光、および、前記OCLにより集光された光の少なくともそのいずれかを入射光とし、画素単位で光電効果により前記入射光の光量に応じた電荷を発生するフォトダイオードと、
前記フォトダイオードにより発生された電荷を蓄積し、蓄積された電荷に応じた電圧を増幅トランジスタのゲートに印加するフローティングディフュージョン(FD)とを含み、
1の前記OCCF、および、1の前記OCLの少なくともそのいずれかに対して複数の画素が配置される構成であって、異なる前記OCCF、および、異なる前記OCLの少なくともそのいずれかの画素を含む、複数の画素からなる共有単位で、1の前記FDが共有される
固体撮像素子。 - 1の前記OCCFおよび1の前記OCLの少なくともそのいずれかに対して、2画素分の前記フォトダイオードが配設されている
請求項1に記載の固体撮像素子。 - 前記共有単位は、水平方向に隣接する複数の前記OCCFおよび前記OCLの少なくともそのいずれかの画素を含む
請求項1に記載の固体撮像素子。 - 前記共有単位は、水平方向に隣接する2個、または4個の前記OCCFおよび前記OCLの少なくともそのいずれかの画素を含む
請求項3に記載の固体撮像素子。 - 前記共有単位は、垂直方向に隣接する複数の前記OCCFおよび前記OCLの少なくともそのいずれかの画素を含む
請求項1に記載の固体撮像素子。 - 前記共有単位は、垂直方向に隣接する2個、または4個の前記OCCFおよび前記OCLの少なくともそのいずれかの画素を含む
請求項5に記載の固体撮像素子。 - 前記共有単位は、水平方向および垂直方向に隣接する複数の前記OCCFおよび前記OCLの少なくともそのいずれかの画素を含む
請求項1に記載の固体撮像素子。 - 前記共有単位は、水平方向に2個、および垂直方向に2個に隣接する複数の前記OCCFおよび前記OCLの少なくともそのいずれかの画素を含む
請求項7に記載の固体撮像素子。 - 前記共有単位は、同一の波長の光を抽出する複数の前記OCCFおよび前記OCLの少なくともそのいずれかの画素を含む
請求項1に記載の固体撮像素子。 - リセットトランジスタ、転送トランジスタ、および増幅トランジスタを含む
請求項1に記載の固体撮像素子。 - リセットトランジスタ、転送トランジスタ、増幅トランジスタ、および選択トランジスタを含む
請求項1に記載の固体撮像素子。 - 前記リセットトランジスタ、前記増幅トランジスタ、および前記選択トランジスタの配列方向に対して、前記リセットトランジスタ、前記増幅トランジスタ、および前記選択トランジスタに対する配置間隔が対称となる位置にダミートランジスタが配設される
請求項11に記載の固体撮像素子。 - 前記増幅トランジスタより出力される画素信号を転送する垂直信号線をさらに含み、
前記垂直信号線は、複数の前記共有単位で共有される
請求項1に記載の固体撮像素子。 - ソースドレインは、複数の前記共有単位で共有される
請求項1に記載の固体撮像素子。 - 入射光より所定の波長の光を抽出するOCCF(On Chip Color Filter)、および、前記入射光を集光するOCL(On Chip Lens)の少なくともそのいずれかと、
前記OCCFにより抽出された所定の波長の光、および、前記OCLにより集光された光の少なくともそのいずれかを入射光とし、画素単位で光電効果により前記入射光の光量に応じた電荷を発生するフォトダイオードと、
前記フォトダイオードにより発生された電荷を蓄積し、蓄積された電荷に応じた電圧を増幅トランジスタのゲートに印加するフローティングディフュージョン(FD)とを含み、
1の前記OCCF、および、1の前記OCLの少なくともそのいずれかに対して複数の画素が配置される構成であって、異なる前記OCCF、および、異なる前記OCLの少なくともそのいずれかの画素を含む、複数の画素からなる共有単位で、1の前記FDが共有される
撮像装置。 - 入射光より所定の波長の光を抽出するOCCF(On Chip Color Filter)、および、前記入射光を集光するOCL(On Chip Lens)の少なくともそのいずれかと、
前記OCCFにより抽出された所定の波長の光、および、前記OCLにより集光された光の少なくともそのいずれかを入射光とし、画素単位で光電効果により前記入射光の光量に応じた電荷を発生するフォトダイオードと、
前記フォトダイオードにより発生された電荷を蓄積し、蓄積された電荷に応じた電圧を増幅トランジスタのゲートに印加するフローティングディフュージョン(FD)とを含み、
1の前記OCCF、および、1の前記OCLの少なくともそのいずれかに対して複数の画素が配置される構成であって、異なる前記OCCF、および、異なる前記OCLの少なくともそのいずれかの画素を含む、複数の画素からなる共有単位で、1の前記FDが共有される
電子機器。
Priority Applications (17)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP19208727.8A EP3654377B1 (en) | 2015-03-31 | 2016-03-17 | Solid-state imaging element, imaging device, and electronic instrument |
KR1020237028993A KR20230129591A (ko) | 2015-03-31 | 2016-03-17 | 고체 촬상 소자, 촬상 장치 및 전자 기기 |
CN201680001468.XA CN106463521B (zh) | 2015-03-31 | 2016-03-17 | 固态成像元件、成像装置及电子设备 |
EP18175277.5A EP3389093B1 (en) | 2015-03-31 | 2016-03-17 | Solid-state image sensor, imaging device, and electronic equipment |
JP2016565519A JP6848436B2 (ja) | 2015-03-31 | 2016-03-17 | 固体撮像素子、撮像装置、並びに電子機器 |
EP19208733.6A EP3637468B1 (en) | 2015-03-31 | 2016-03-17 | Solid-state image sensor, imaging device, and electronic equipment |
EP23188001.4A EP4290576A3 (en) | 2015-03-31 | 2016-03-17 | Solid state image sensor |
EP16772322.0A EP3279943B1 (en) | 2015-03-31 | 2016-03-17 | Solid-state imaging element, imaging device, and electronic instrument |
EP21213119.7A EP3998633B1 (en) | 2015-03-31 | 2016-03-17 | Solid state image sensor |
KR1020167031578A KR102516303B1 (ko) | 2015-03-31 | 2016-03-17 | 고체 촬상 소자, 촬상 장치 및 전자 기기 |
CN202010084128.6A CN111508981B (zh) | 2015-03-31 | 2016-03-17 | 成像装置 |
KR1020227031559A KR102572364B1 (ko) | 2015-03-31 | 2016-03-17 | 고체 촬상 소자, 촬상 장치 및 전자 기기 |
US15/395,538 US9773835B2 (en) | 2015-03-31 | 2016-12-30 | Solid-state image sensor, imaging device, and electronic equipment |
US15/630,032 US9865643B2 (en) | 2015-03-31 | 2017-06-22 | Solid-state image sensor, imaging device, and electronic equipment |
US15/812,370 US10134797B2 (en) | 2015-03-31 | 2017-11-14 | Solid-state image sensor, imaging device, and electronic equipment |
US15/812,179 US10128300B2 (en) | 2015-03-31 | 2017-11-14 | Solid-state image sensor, imaging device, and electronic equipment |
US16/168,522 US10741605B2 (en) | 2015-03-31 | 2018-10-23 | Solid-state image sensor, imaging device, and electronic equipment |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2015072981 | 2015-03-31 | ||
JP2015-072981 | 2015-03-31 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/395,538 Continuation US9773835B2 (en) | 2015-03-31 | 2016-12-30 | Solid-state image sensor, imaging device, and electronic equipment |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2016158439A1 true WO2016158439A1 (ja) | 2016-10-06 |
Family
ID=57006018
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2016/058452 WO2016158439A1 (ja) | 2015-03-31 | 2016-03-17 | 固体撮像素子、撮像装置、並びに電子機器 |
Country Status (7)
Country | Link |
---|---|
US (5) | US9773835B2 (ja) |
EP (6) | EP3998633B1 (ja) |
JP (1) | JP6848436B2 (ja) |
KR (3) | KR102516303B1 (ja) |
CN (4) | CN108447878B (ja) |
TW (1) | TWI696278B (ja) |
WO (1) | WO2016158439A1 (ja) |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108242449A (zh) * | 2016-12-27 | 2018-07-03 | 三星电子株式会社 | 图像传感器及包括其的电子装置 |
WO2019026393A1 (ja) * | 2017-08-03 | 2019-02-07 | ソニーセミコンダクタソリューションズ株式会社 | 固体撮像装置及び電子機器 |
CN110098206A (zh) * | 2018-01-29 | 2019-08-06 | 爱思开海力士有限公司 | 包括具有8共享像素结构的像素块的图像传感器 |
JPWO2018110303A1 (ja) * | 2016-12-14 | 2019-10-24 | ソニーセミコンダクタソリューションズ株式会社 | 固体撮像素子および電子機器 |
WO2020026080A1 (ja) * | 2018-08-03 | 2020-02-06 | 株式会社半導体エネルギー研究所 | 撮像装置の動作方法 |
JP2020028037A (ja) * | 2018-08-13 | 2020-02-20 | 株式会社東芝 | 固体撮像装置 |
CN111052736A (zh) * | 2017-08-22 | 2020-04-21 | 索尼半导体解决方案公司 | 固态摄像元件、固态摄像元件的制造方法和电子设备 |
JP2021510922A (ja) * | 2019-09-30 | 2021-04-30 | シェンチェン グーディックス テクノロジー カンパニー リミテッド | 画像センサの半導体構造、チップおよび電子デバイス |
WO2021241010A1 (ja) * | 2020-05-25 | 2021-12-02 | ソニーセミコンダクタソリューションズ株式会社 | 受光素子、固体撮像装置及び電子機器 |
WO2022158309A1 (ja) * | 2021-01-20 | 2022-07-28 | ソニーセミコンダクタソリューションズ株式会社 | 固体撮像装置および電子機器 |
US12034019B2 (en) | 2020-05-25 | 2024-07-09 | Sony Semiconductor Solutions Corporation | Light receiving element, solid-state imaging device, and electronic device |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6334203B2 (ja) * | 2014-02-28 | 2018-05-30 | ソニー株式会社 | 固体撮像装置、および電子機器 |
TWI696278B (zh) * | 2015-03-31 | 2020-06-11 | 日商新力股份有限公司 | 影像感測器、攝像裝置及電子機器 |
US10341592B2 (en) * | 2015-06-09 | 2019-07-02 | Sony Semiconductor Solutions Corporation | Imaging element, driving method, and electronic device |
KR102333610B1 (ko) * | 2017-03-06 | 2021-12-03 | 에스케이하이닉스 주식회사 | 이미지 센서 |
CN110291782B (zh) * | 2017-03-13 | 2020-09-29 | 华为技术有限公司 | Cmos图像传感器 |
JP2018207291A (ja) | 2017-06-05 | 2018-12-27 | ソニーセミコンダクタソリューションズ株式会社 | 固体撮像素子および撮像装置 |
KR102391010B1 (ko) | 2017-10-18 | 2022-04-27 | 현대자동차주식회사 | 차량용 냉각시스템의 페일세이프 제어방법 |
KR102591525B1 (ko) * | 2018-05-28 | 2023-10-23 | 에스케이하이닉스 주식회사 | 공통 선택 트랜지스터를 가진 유닛 픽셀 블록을 포함하는 이미지 센서 |
JP7161317B2 (ja) * | 2018-06-14 | 2022-10-26 | キヤノン株式会社 | 撮像装置、撮像システム及び移動体 |
US10734419B2 (en) * | 2018-10-31 | 2020-08-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Imaging device with uniform photosensitive region array |
KR20210071149A (ko) | 2019-12-05 | 2021-06-16 | 삼성전자주식회사 | 이미지 센서 |
US11284045B2 (en) * | 2020-04-22 | 2022-03-22 | OmniVision Technologies. Inc. | Image sensor with shifted color filter array pattern and bit line pairs |
KR20220111770A (ko) * | 2021-02-01 | 2022-08-10 | 삼성전자주식회사 | 이미지 센서 및 그를 포함하는 전자 장치 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011086888A (ja) * | 2009-10-19 | 2011-04-28 | Sony Corp | 固体撮像装置及び電子機器 |
JP2011155596A (ja) * | 2010-01-28 | 2011-08-11 | Sony Corp | 固体撮像装置及び電子機器 |
JP2014033054A (ja) * | 2012-08-02 | 2014-02-20 | Canon Inc | 固体撮像素子および撮像装置 |
JP2015012303A (ja) * | 2013-06-26 | 2015-01-19 | ソニー株式会社 | 固体撮像装置および電子機器 |
Family Cites Families (51)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6657665B1 (en) | 1998-12-31 | 2003-12-02 | Eastman Kodak Company | Active Pixel Sensor with wired floating diffusions and shared amplifier |
JP2004319837A (ja) | 2003-04-17 | 2004-11-11 | Canon Inc | 固体撮像装置 |
KR100674925B1 (ko) * | 2004-12-07 | 2007-01-26 | 삼성전자주식회사 | 허니콤 구조의 능동 픽셀 센서 |
KR100787938B1 (ko) * | 2005-07-15 | 2007-12-24 | 삼성전자주식회사 | 공유 능동 화소 센서 구조의 씨모스 이미지 센서 및 그구동 방법 |
KR100772892B1 (ko) | 2006-01-13 | 2007-11-05 | 삼성전자주식회사 | 플로팅 확산 영역의 커패시턴스를 제어할 수 있는 공유픽셀형 이미지 센서 |
US7773138B2 (en) * | 2006-09-13 | 2010-08-10 | Tower Semiconductor Ltd. | Color pattern and pixel level binning for APS image sensor using 2×2 photodiode sharing scheme |
JP4350768B2 (ja) | 2007-04-16 | 2009-10-21 | キヤノン株式会社 | 光電変換装置及び撮像装置 |
JP5104036B2 (ja) | 2007-05-24 | 2012-12-19 | ソニー株式会社 | 固体撮像素子とその製造方法及び撮像装置 |
KR100904716B1 (ko) | 2007-06-13 | 2009-06-29 | 삼성전자주식회사 | 수광 효율이 향상된 이미지 센서 |
JP2009038263A (ja) | 2007-08-02 | 2009-02-19 | Sharp Corp | 固体撮像素子および電子情報機器 |
TWI504256B (zh) * | 2008-04-07 | 2015-10-11 | Sony Corp | 固態成像裝置,其訊號處理方法,及電子設備 |
KR101503682B1 (ko) | 2008-04-18 | 2015-03-20 | 삼성전자 주식회사 | 공유 픽셀형 이미지 센서 및 그 제조 방법 |
JP5181840B2 (ja) * | 2008-05-30 | 2013-04-10 | ソニー株式会社 | 固体撮像装置、固体撮像装置の駆動方法、及び電子機器 |
JP5292939B2 (ja) | 2008-06-20 | 2013-09-18 | ソニー株式会社 | 画像処理装置および方法、製造装置 |
KR101467509B1 (ko) | 2008-07-25 | 2014-12-01 | 삼성전자주식회사 | 이미지 센서 및 이미지 센서 동작 방법 |
US20100230583A1 (en) * | 2008-11-06 | 2010-09-16 | Sony Corporation | Solid state image pickup device, method of manufacturing the same, image pickup device, and electronic device |
JP5029624B2 (ja) * | 2009-01-15 | 2012-09-19 | ソニー株式会社 | 固体撮像装置及び電子機器 |
JP5564874B2 (ja) * | 2009-09-25 | 2014-08-06 | ソニー株式会社 | 固体撮像装置、及び電子機器 |
JP4547462B1 (ja) * | 2009-11-16 | 2010-09-22 | アキュートロジック株式会社 | 撮像素子、撮像素子の駆動装置、撮像素子の駆動方法、画像処理装置、プログラム、及び、撮像装置 |
JP5564909B2 (ja) | 2009-11-30 | 2014-08-06 | ソニー株式会社 | 固体撮像装置とその製造方法、及び電子機器 |
JP2011114324A (ja) * | 2009-11-30 | 2011-06-09 | Sony Corp | 固体撮像装置及び電子機器 |
JP5688540B2 (ja) | 2010-02-26 | 2015-03-25 | パナソニックIpマネジメント株式会社 | 固体撮像装置およびカメラ |
JP2011199196A (ja) | 2010-03-23 | 2011-10-06 | Toshiba Corp | 固体撮像装置 |
JP5644177B2 (ja) | 2010-05-07 | 2014-12-24 | ソニー株式会社 | 固体撮像装置、および、その製造方法、電子機器 |
KR101788124B1 (ko) | 2010-07-07 | 2017-10-20 | 삼성전자 주식회사 | 후면 조사형 이미지 센서 및 그 제조 방법 |
JP5664141B2 (ja) * | 2010-11-08 | 2015-02-04 | ソニー株式会社 | 固体撮像素子およびカメラシステム |
JP5818452B2 (ja) | 2011-02-09 | 2015-11-18 | キヤノン株式会社 | 固体撮像装置 |
JP5377549B2 (ja) * | 2011-03-03 | 2013-12-25 | 株式会社東芝 | 固体撮像装置 |
JP5458043B2 (ja) | 2011-03-08 | 2014-04-02 | 株式会社東芝 | 固体撮像装置 |
KR101900273B1 (ko) | 2011-07-15 | 2018-09-21 | 삼성전자 주식회사 | 시모스 이미지 센서 |
JP6003291B2 (ja) * | 2011-08-22 | 2016-10-05 | ソニー株式会社 | 固体撮像装置及び電子機器 |
KR20130038035A (ko) | 2011-10-07 | 2013-04-17 | 삼성전자주식회사 | 촬상소자 |
JP2013084744A (ja) | 2011-10-07 | 2013-05-09 | Sony Corp | 固体撮像素子および電子機器 |
JP2013143729A (ja) | 2012-01-12 | 2013-07-22 | Sony Corp | 撮像素子、撮像装置、電子機器および撮像方法 |
JP2013157883A (ja) | 2012-01-31 | 2013-08-15 | Sony Corp | 固体撮像素子およびカメラシステム |
KR102033610B1 (ko) | 2012-07-13 | 2019-10-17 | 삼성전자주식회사 | 이미지 센서 및 이의 형성 방법 |
JP2014022561A (ja) | 2012-07-18 | 2014-02-03 | Sony Corp | 固体撮像装置、及び、電子機器 |
KR102009192B1 (ko) | 2013-02-05 | 2019-08-09 | 삼성전자주식회사 | 이미지 센서의 단위 픽셀 및 이를 포함하는 이미지 센서 |
KR102007279B1 (ko) | 2013-02-08 | 2019-08-05 | 삼성전자주식회사 | 3차원 이미지 센서의 거리 픽셀, 이를 포함하는 3차원 이미지 센서 및 3차원 이미지 센서의 거리 픽셀의 구동 방법 |
KR102003496B1 (ko) | 2013-03-06 | 2019-10-01 | 삼성전자주식회사 | 이미지 센서 및 이미지 픽업 장치 |
KR102028124B1 (ko) | 2013-05-24 | 2019-10-02 | 삼성전자주식회사 | 위상차 초점검출 가능한 촬상소자 |
KR102132351B1 (ko) | 2013-10-25 | 2020-07-09 | 삼성전자 주식회사 | 이미지 센서와 이를 포함하는 장치 |
KR102174650B1 (ko) | 2013-10-31 | 2020-11-05 | 삼성전자주식회사 | 이미지 센서 |
JP6176062B2 (ja) * | 2013-11-06 | 2017-08-09 | ソニー株式会社 | 固体撮像装置およびその駆動方法、並びに電子機器 |
KR102140482B1 (ko) | 2013-12-30 | 2020-08-04 | 삼성전자주식회사 | 적층형 이미지 센서의 단위 픽셀 및 이를 포함하는 적층형 이미지 센서 |
JP6334203B2 (ja) * | 2014-02-28 | 2018-05-30 | ソニー株式会社 | 固体撮像装置、および電子機器 |
JP2015220577A (ja) | 2014-05-16 | 2015-12-07 | 株式会社東芝 | 固体撮像装置 |
US9888198B2 (en) * | 2014-06-03 | 2018-02-06 | Semiconductor Components Industries, Llc | Imaging systems having image sensor pixel arrays with sub-pixel resolution capabilities |
KR102286109B1 (ko) | 2014-08-05 | 2021-08-04 | 삼성전자주식회사 | 이미지 픽셀, 이를 포함하는 이미지 센서, 및 이를 포함하는 이미지 처리 시스템 |
KR102212138B1 (ko) | 2014-08-19 | 2021-02-04 | 삼성전자주식회사 | 이미지 센서의 단위 픽셀과 이를 포함하는 픽셀 어레이 |
TWI696278B (zh) | 2015-03-31 | 2020-06-11 | 日商新力股份有限公司 | 影像感測器、攝像裝置及電子機器 |
-
2016
- 2016-02-25 TW TW105105750A patent/TWI696278B/zh active
- 2016-03-17 CN CN201810082859.XA patent/CN108447878B/zh active Active
- 2016-03-17 EP EP21213119.7A patent/EP3998633B1/en active Active
- 2016-03-17 CN CN201680001468.XA patent/CN106463521B/zh active Active
- 2016-03-17 WO PCT/JP2016/058452 patent/WO2016158439A1/ja active Application Filing
- 2016-03-17 EP EP18175277.5A patent/EP3389093B1/en active Active
- 2016-03-17 JP JP2016565519A patent/JP6848436B2/ja active Active
- 2016-03-17 KR KR1020167031578A patent/KR102516303B1/ko active IP Right Grant
- 2016-03-17 KR KR1020227031559A patent/KR102572364B1/ko active IP Right Grant
- 2016-03-17 EP EP19208733.6A patent/EP3637468B1/en active Active
- 2016-03-17 CN CN201810083665.1A patent/CN108174128B/zh active Active
- 2016-03-17 CN CN202010084128.6A patent/CN111508981B/zh active Active
- 2016-03-17 EP EP23188001.4A patent/EP4290576A3/en active Pending
- 2016-03-17 EP EP16772322.0A patent/EP3279943B1/en active Active
- 2016-03-17 KR KR1020237028993A patent/KR20230129591A/ko not_active Application Discontinuation
- 2016-03-17 EP EP19208727.8A patent/EP3654377B1/en active Active
- 2016-12-30 US US15/395,538 patent/US9773835B2/en active Active
-
2017
- 2017-06-22 US US15/630,032 patent/US9865643B2/en active Active
- 2017-11-14 US US15/812,370 patent/US10134797B2/en active Active
- 2017-11-14 US US15/812,179 patent/US10128300B2/en active Active
-
2018
- 2018-10-23 US US16/168,522 patent/US10741605B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011086888A (ja) * | 2009-10-19 | 2011-04-28 | Sony Corp | 固体撮像装置及び電子機器 |
JP2011155596A (ja) * | 2010-01-28 | 2011-08-11 | Sony Corp | 固体撮像装置及び電子機器 |
JP2014033054A (ja) * | 2012-08-02 | 2014-02-20 | Canon Inc | 固体撮像素子および撮像装置 |
JP2015012303A (ja) * | 2013-06-26 | 2015-01-19 | ソニー株式会社 | 固体撮像装置および電子機器 |
Cited By (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPWO2018110303A1 (ja) * | 2016-12-14 | 2019-10-24 | ソニーセミコンダクタソリューションズ株式会社 | 固体撮像素子および電子機器 |
JP7155012B2 (ja) | 2016-12-14 | 2022-10-18 | ソニーセミコンダクタソリューションズ株式会社 | 固体撮像素子および電子機器 |
CN108242449A (zh) * | 2016-12-27 | 2018-07-03 | 三星电子株式会社 | 图像传感器及包括其的电子装置 |
CN108242449B (zh) * | 2016-12-27 | 2023-12-22 | 三星电子株式会社 | 图像传感器及包括其的电子装置 |
WO2019026393A1 (ja) * | 2017-08-03 | 2019-02-07 | ソニーセミコンダクタソリューションズ株式会社 | 固体撮像装置及び電子機器 |
CN110959194A (zh) * | 2017-08-03 | 2020-04-03 | 索尼半导体解决方案公司 | 固态摄像器件及电子设备 |
CN110959194B (zh) * | 2017-08-03 | 2024-02-20 | 索尼半导体解决方案公司 | 固态摄像器件及电子设备 |
CN111052736A (zh) * | 2017-08-22 | 2020-04-21 | 索尼半导体解决方案公司 | 固态摄像元件、固态摄像元件的制造方法和电子设备 |
US11240450B2 (en) | 2017-08-22 | 2022-02-01 | Sony Semiconductor Solutions Corporation | Solid-state imaging element, method for manufacturing solid-state imaging element, and electronic apparatus |
CN110098206B (zh) * | 2018-01-29 | 2023-12-26 | 爱思开海力士有限公司 | 包括具有8共享像素结构的像素块的图像传感器 |
CN110098206A (zh) * | 2018-01-29 | 2019-08-06 | 爱思开海力士有限公司 | 包括具有8共享像素结构的像素块的图像传感器 |
WO2020026080A1 (ja) * | 2018-08-03 | 2020-02-06 | 株式会社半導体エネルギー研究所 | 撮像装置の動作方法 |
JPWO2020026080A1 (ja) * | 2018-08-03 | 2021-09-16 | 株式会社半導体エネルギー研究所 | 撮像装置の動作方法 |
KR20210029254A (ko) | 2018-08-03 | 2021-03-15 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 촬상 장치의 동작 방법 |
US11825220B2 (en) | 2018-08-03 | 2023-11-21 | Semiconductor Energy Laboratory Co., Ltd. | Operation method of imaging device |
JP7342002B2 (ja) | 2018-08-03 | 2023-09-11 | 株式会社半導体エネルギー研究所 | 撮像装置の動作方法 |
JP2020028037A (ja) * | 2018-08-13 | 2020-02-20 | 株式会社東芝 | 固体撮像装置 |
JP7086783B2 (ja) | 2018-08-13 | 2022-06-20 | 株式会社東芝 | 固体撮像装置 |
US11233086B2 (en) | 2019-09-30 | 2022-01-25 | Shenzhen GOODIX Technology Co., Ltd. | Semiconductor structure of image sensor, chip and electronic apparatus |
JP2021510922A (ja) * | 2019-09-30 | 2021-04-30 | シェンチェン グーディックス テクノロジー カンパニー リミテッド | 画像センサの半導体構造、チップおよび電子デバイス |
WO2021241010A1 (ja) * | 2020-05-25 | 2021-12-02 | ソニーセミコンダクタソリューションズ株式会社 | 受光素子、固体撮像装置及び電子機器 |
US12034019B2 (en) | 2020-05-25 | 2024-07-09 | Sony Semiconductor Solutions Corporation | Light receiving element, solid-state imaging device, and electronic device |
WO2022158309A1 (ja) * | 2021-01-20 | 2022-07-28 | ソニーセミコンダクタソリューションズ株式会社 | 固体撮像装置および電子機器 |
Also Published As
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6848436B2 (ja) | 固体撮像素子、撮像装置、並びに電子機器 | |
WO2016098624A1 (ja) | 固体撮像素子、撮像装置、および電子機器 | |
JP7131602B2 (ja) | 半導体装置、固体撮像装置、撮像装置、および電子機器 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ENP | Entry into the national phase |
Ref document number: 2016565519 Country of ref document: JP Kind code of ref document: A |
|
ENP | Entry into the national phase |
Ref document number: 20167031578 Country of ref document: KR Kind code of ref document: A |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 16772322 Country of ref document: EP Kind code of ref document: A1 |
|
REEP | Request for entry into the european phase |
Ref document number: 2016772322 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2016772322 Country of ref document: EP |