WO2015083289A1 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- WO2015083289A1 WO2015083289A1 PCT/JP2013/082850 JP2013082850W WO2015083289A1 WO 2015083289 A1 WO2015083289 A1 WO 2015083289A1 JP 2013082850 W JP2013082850 W JP 2013082850W WO 2015083289 A1 WO2015083289 A1 WO 2015083289A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- power supply
- supply voltage
- wiring
- semiconductor device
- electrode
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 115
- 239000003990 capacitor Substances 0.000 claims abstract description 164
- 229910052751 metal Inorganic materials 0.000 claims description 125
- 239000002184 metal Substances 0.000 claims description 125
- 239000010410 layer Substances 0.000 claims description 121
- 238000000034 method Methods 0.000 claims description 24
- 239000000758 substrate Substances 0.000 claims description 18
- 239000011229 interlayer Substances 0.000 claims description 12
- 239000012535 impurity Substances 0.000 claims description 5
- 230000015556 catabolic process Effects 0.000 claims description 4
- 238000007789 sealing Methods 0.000 claims description 4
- 230000003071 parasitic effect Effects 0.000 description 19
- 238000010586 diagram Methods 0.000 description 17
- 230000000694 effects Effects 0.000 description 15
- 238000009792 diffusion process Methods 0.000 description 11
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 11
- 229920005591 polysilicon Polymers 0.000 description 11
- 238000009825 accumulation Methods 0.000 description 9
- 229910021332 silicide Inorganic materials 0.000 description 9
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 9
- 230000002093 peripheral effect Effects 0.000 description 8
- 230000009286 beneficial effect Effects 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 6
- 230000000052 comparative effect Effects 0.000 description 6
- 230000006870 function Effects 0.000 description 6
- 239000010936 titanium Substances 0.000 description 6
- 239000013256 coordination polymer Substances 0.000 description 5
- 238000002955 isolation Methods 0.000 description 5
- 239000010949 copper Substances 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 102100025292 Stress-induced-phosphoprotein 1 Human genes 0.000 description 2
- 101710140918 Stress-induced-phosphoprotein 1 Proteins 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000007257 malfunction Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 101001053263 Homo sapiens Insulin gene enhancer protein ISL-1 Proteins 0.000 description 1
- 101000658644 Homo sapiens Tetratricopeptide repeat protein 21A Proteins 0.000 description 1
- 102100024392 Insulin gene enhancer protein ISL-1 Human genes 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- 102100034913 Tetratricopeptide repeat protein 21A Human genes 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 239000003985 ceramic capacitor Substances 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 1
- 229910000449 hafnium oxide Inorganic materials 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- PCLURTMBFDTLSK-UHFFFAOYSA-N nickel platinum Chemical compound [Ni].[Pt] PCLURTMBFDTLSK-UHFFFAOYSA-N 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 230000003252 repetitive effect Effects 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 230000000087 stabilizing effect Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 238000009966 trimming Methods 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
- H01L23/5223—Capacitor integral with wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
- H01L23/5286—Arrangements of power or ground buses
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/118—Masterslice integrated circuits
- H01L27/11803—Masterslice integrated circuits using field effect technology
- H01L27/11807—CMOS gate arrays
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/118—Masterslice integrated circuits
- H01L27/11803—Masterslice integrated circuits using field effect technology
- H01L27/11807—CMOS gate arrays
- H01L2027/11868—Macro-architecture
- H01L2027/11874—Layout specification, i.e. inner core region
- H01L2027/11881—Power supply lines
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/92—Capacitors having potential barriers
- H01L29/94—Metal-insulator-semiconductors, e.g. MOS
Definitions
- the present invention relates to a semiconductor device, for example, a technology effective when applied to a semiconductor device such as a microcomputer.
- Patent Document 1 power supply potential wiring and ground potential wiring are arranged around each unit cell, and power supply noise is reduced by a decoupling capacitor including power supply potential wiring, ground potential wiring, and an insulating film therebetween. Techniques for reducing are described.
- Patent Document 2 includes an outer peripheral power supply wiring connected to a power supply terminal pad, and an internal circuit power supply wiring (for power supply potential and ground potential) provided between the internal circuit and the outer peripheral power supply wiring. A configuration in which the power supply wiring and the power supply wiring for the internal circuit are connected at only one place is shown. The power supply wiring (for power supply potential) and the power supply wiring (for ground potential) for the internal circuit are arranged close to each other to constitute an RC filter and attenuate EMI noise generated by the internal circuit.
- Patent Document 3 discloses an internal circuit power supply terminal and a common ground terminal to which an external power supply voltage and a ground voltage are applied, a protection circuit inserted on wiring from the internal circuit power supply terminal, and an internal circuit power supply.
- a configuration including a bypass capacitor connected between the wiring from the terminal and the wiring from the common ground terminal is shown. It is described that the bypass capacitor can be configured by a gate capacitance of a MOS transistor or a capacitance between wirings.
- Patent Documents 1 to 3 are known. None of these techniques uses a method of drawing the internal power supply voltage to the power supply terminal as described above, and the power supply terminal is a terminal that supplies the power supply voltage. For this reason, although the premise is different, there is a possibility that the following problems may occur even if the same technique as in Patent Documents 1 to 3 is applied to the method.
- Patent Document 1 discloses a technique for reducing power supply noise by a power supply potential wiring and a ground potential wiring existing in a core circuit of a semiconductor device.
- the power supply noise generated in the core circuit cannot be sufficiently reduced only by the inter-wiring capacitance in the core circuit.
- the problem of emission noise at the power supply terminal eventually occurs.
- Patent Document 2 discloses a technique in which all sections of a power supply wiring connecting a power supply terminal to which an external power supply is supplied and a core circuit act as an RC filter.
- a long power supply wiring is required between the power supply terminal and the core circuit in order to sufficiently secure the characteristics of the RC filter.
- EMI noise emission noise
- how to reduce the power supply noise generated in the core circuit becomes a problem. If an external bypass capacitor is connected to the power supply terminal, the bypass capacitor is unlikely to work efficiently due to the long power supply wiring between the power supply terminal and the core circuit.
- Patent Document 3 shows a configuration in which an on-chip bypass capacitor is connected on a power supply path between a power supply terminal to which external power is supplied and a core circuit.
- the bypass capacitor is configured with the gate capacitance of a general MOS transistor or the capacitance between wirings, the function as a bypass capacitor cannot be obtained sufficiently, and the power supply noise generated in the core circuit may not be sufficiently reduced. is there. As a result, the problem of EMI noise (emission noise) at the power supply terminal eventually occurs.
- a semiconductor device is configured by one semiconductor substrate.
- the semiconductor device includes a first region for forming a core circuit unit that executes a predetermined process, a first power supply voltage wiring disposed in the first region, a first power supply voltage generation circuit, and a first region.
- a first power supply pad disposed outside, a second power supply voltage wiring connecting the first power supply voltage wiring and the first power supply pad, and an on-chip capacitor.
- the first power supply voltage wiring supplies the first power supply voltage to the core circuit unit.
- the first power supply voltage generation circuit generates a first power supply voltage using an external power supply voltage.
- the first power supply pad is a pad for connecting an external capacitor.
- the on-chip capacitor has a first electrode formed of a part of the second power supply voltage wiring and a second electrode to which a reference power supply voltage is supplied. Then, the first power supply voltage on the first power supply voltage wiring is applied to the first power supply pad via the first electrode.
- EMI noise emission noise
- FIG. 1 is a plan view showing an overall schematic configuration example of a semiconductor device according to a first embodiment of the present invention. It is a top view which shows the schematic structural example of the wiring board carrying the semiconductor device of FIG.
- FIG. 2 is a schematic diagram illustrating a schematic configuration example of a main part of the semiconductor device of FIG. 1.
- FIG. 4 is a diagram illustrating an example of the effect in the semiconductor device of FIG. (A) is a circuit symbol that schematically represents the on-chip capacitor in FIG. 3, and (b) is a circuit symbol that is a comparative example of (a).
- 2 is a circuit diagram showing an example of an equivalent circuit including the power regulator circuit and its periphery in the semiconductor device of FIG.
- FIG. 2 is a circuit block diagram illustrating an actual configuration example around the power regulator circuit in the semiconductor device of FIG. 1.
- 4 is a plan view showing a schematic arrangement configuration example of on-chip capacitors in the semiconductor chip in the semiconductor device of FIG. 3;
- FIG. FIG. 4 is a schematic diagram illustrating various structural examples of the on-chip capacitor in the semiconductor device of FIG. 3.
- (A) is a top view which shows the typical layout structural example of the on-chip capacitor in the semiconductor device by Embodiment 2 of this invention,
- (b) is between AA 'in (a). It is sectional drawing which shows the structural example. It is a top view which shows the detailed layout structural example around the on-chip capacitor
- FIG. 12 is a circuit diagram illustrating a detailed configuration example of a protection circuit for preventing electrostatic breakdown in FIG. 11.
- FIG. 11 is a three-dimensional view schematically showing an example of a part of the structure of the on-chip capacitor of FIGS. 10 (a) and 10 (b).
- FIG. 12 is a cross-sectional view showing a structural example between B-B ′ in the on-chip capacitor of FIG. 11.
- FIG. 9 is a plan view showing a detailed layout configuration example around the on-chip capacitor in FIG. 8 in the semiconductor device according to the third embodiment of the present invention.
- FIG. 16 is a cross-sectional view showing a structural example between CC ′ in the unit on-chip capacitor of FIG. 15, and (b) is a structural example between DD ′ in the unit on-chip capacitor of FIG. It is sectional drawing shown.
- (A) is a figure which shows an example of the cross-sectional structure and its equivalent circuit which represented FIG. 16 (a) simply,
- (b) is the cross-sectional structure and its equivalent circuit used as the comparative example of (a).
- FIG. 17 is a cross-sectional view showing a structure example of a metal gate used as the gate wiring in the on-chip capacitors of FIGS. 16 (a) and 16 (b).
- FIG. 3 is a diagram for explaining an example of a problem when an external capacitor connected to an external terminal for internal power supply voltage is used in the semiconductor device of FIGS. 1 and 2.
- the constituent elements are not necessarily indispensable unless otherwise specified and apparently essential in principle. Needless to say.
- the shapes, positional relationships, etc. of the components, etc. when referring to the shapes, positional relationships, etc. of the components, etc., the shapes are substantially the same unless otherwise specified, or otherwise apparent in principle. And the like are included. The same applies to the above numerical values and ranges.
- each functional block of the embodiment are not particularly limited, but are formed on a semiconductor substrate such as single crystal silicon by a known integrated circuit technology such as a CMOS (complementary MOS transistor).
- CMOS complementary MOS transistor
- FIG. 1 is a plan view showing an overall schematic configuration example of a semiconductor device according to the first embodiment of the present invention.
- FIG. 1 shows a semiconductor chip CHP formed of one semiconductor substrate as an example of a semiconductor device.
- CHP is, for example, a microcomputer.
- the CHP includes an external input / output region (IO region) IOBK on the outer periphery, and includes a core circuit unit CRBK, an analog circuit unit ANGBK, a power supply regulator circuit VREG, and a clock generation circuit unit CKBK.
- a plurality of pads PD are arranged on the IOBK.
- the PD includes a pad PDvcc for the power supply voltage VCC, a pad PDvss for the reference power supply voltage VSS (ground power supply voltage GND), and a pad PDvcl for the internal power supply voltage VDD.
- the analog circuit unit ANGBK includes, for example, various analog circuits represented by an analog / digital conversion circuit and a digital / analog conversion circuit. Although illustration is omitted, for example, ANGBK is directly supplied with power from the pad PD.
- the power supply regulator circuit VREG receives the power supply voltage VCC from the pad PDvcc and the reference power supply voltage VSS from the pad PDvss, and generates an internal power supply voltage VDD.
- VCC is 2.7 V to 5.5 V
- VDD is 1.1 V to 1.8 V.
- the clock generation circuit unit CKBK includes, for example, a crystal oscillation circuit, a PLL (phase locked) loop, and the like, and generates various clock signals used in the semiconductor chip CHP.
- the core circuit unit CRBK is a circuit unit that performs predetermined processing by the internal power supply voltage VDD supplied from the power supply regulator circuit VREG and applies process miniaturization.
- the CRBK includes a nonvolatile memory ROM such as a flash memory, a volatile memory RAM such as an SRAM (Static Random Access Memory), a processor circuit CPU, and various peripheral circuits PERI such as a timer circuit and a serial communication circuit.
- the CRBK includes a main power supply voltage wiring MLVCM arranged along the outer peripheral portion and sub power supply voltage wiring MLVCS branched from the MLVCM and arranged in a mesh pattern.
- the MLVCS is usually formed with a thinner wire than the MLVCM.
- the main power supply voltage wiring MLVCM is connected to the output of the power supply regulator circuit VREG and supplied with the internal power supply voltage VDD.
- Each circuit in the CRBK is appropriately connected to the MLVCS, and VDD is supplied from the VREG via the MLVCM and the MLVCS.
- the MLVCM is connected to the pad PDvcl for the internal power supply voltage VDD.
- PDvcl is a pad for stabilizing VDD
- an external capacitor CE provided outside the semiconductor chip CHP is connected between PDvcl and the pad PDvss for the reference power supply voltage VSS.
- CE is, for example, a multilayer ceramic capacitor having a capacitance value of 0.1 ⁇ F to 1 ⁇ F.
- the CHP is actually a reference power supply voltage line for VSS including a main reference power supply voltage line and a sub-reference power supply voltage line, similarly to the power supply voltage lines for VDD (MLVCM, MLVCS). Also equipped.
- the main reference power supply voltage wiring is connected to PDvss.
- FIG. 2 is a plan view showing a schematic configuration example of a wiring board on which the semiconductor device of FIG. 1 is mounted.
- An IC package ICP as an example of a semiconductor device is mounted on the wiring board BD shown in FIG.
- the ICP is obtained by sealing the semiconductor chip CHP of FIG. 1 with a package (for example, resin) PKG.
- the ICP includes external terminals (for example, leads) PNvcc, PNvss, and PNvcl that are connected to the pads PDvcc, PDvss, and PDvcl of the CHP, respectively.
- the BD includes an external capacitor CE mounted between the PNvcl wiring pattern and the PNvss wiring pattern.
- the internal power supply voltage VDD is being lowered.
- VREG power supply regulator circuit
- 19A, 19B, and 19C illustrate an example of the effect of an external capacitor connected to the external terminal for internal power supply voltage in the semiconductor device of FIGS. FIG.
- the current consumption of the core circuit unit CRBK fluctuates small at a high frequency with the operation of each circuit therein, and in addition to this, the operation / non-operation of each circuit is switched. As a result, it fluctuates greatly at low frequencies. Accordingly, the internal power supply voltage VDD on the power supply wiring (the main power supply voltage wiring MLVCM and the sub power supply voltage wiring MLVCS) in the CRBK is low with a small fluctuation component at a high frequency as shown in FIG. Has a large fluctuation component in frequency.
- VDD flash memory
- FIG. 19A For example, at the moment when a flash memory (ROM) or the like starts a high-speed operation from a non-operation, a large rush current flows as shown in FIG. 19A, and accordingly, a VDD level as shown in FIG. A sharp drop may occur.
- a sudden drop in VDD may cause malfunction in each circuit in the core circuit unit CRBK.
- a sudden rise in VDD may occur due to a sudden current fluctuation due to a parasitic inductor component or the like.
- the rapid rise in VDD affects the reliability of each circuit and may increase current consumption.
- the small fluctuation component at a high frequency in FIG. 19B is reduced to some extent by the parasitic capacitance in the core circuit unit CRBK and the capacitor positively formed in the CRBK. Further, a large fluctuation component at a low frequency is reduced to some extent by the feedback characteristic of the power supply regulator circuit VREG when the level is small.
- the degree of this reduction is not sufficient, and it is difficult to suppress the rapid decrease / increase of VDD as described above only by the capacitance / capacitor in the CRBK and the feedback characteristics of VREG. Such a problem becomes more prominent as the speed of the semiconductor device increases.
- FIG. 20 is a diagram for explaining an example of a problem in the case where an external capacitor connected to the external terminal for internal power supply voltage is used in the semiconductor device of FIGS.
- the impedance here, simply represented by the resistor R ′
- the power supply noise NS generated in CRBK is more easily transmitted to PNvcl as the impedance (R ′) is lower.
- EMI noise emission noise
- EMI noise can increase as the ratio of impedance (R ′) decreases with the CE equivalent resistance (ESR) as a reference.
- FIG. 3 is a schematic diagram showing a schematic configuration example of the main part of the semiconductor device of FIG.
- the semiconductor chip CHP shown in FIG. 3 includes an on-chip capacitor CC in addition to the power supply regulator circuit (first power supply voltage generation circuit) VREG and the core circuit unit CRBK.
- the CRBK includes a power supply voltage wiring (first power supply voltage wiring) LNVD1 disposed in the CRBK and for supplying an internal power supply voltage (first power supply voltage) VDD to each circuit in the CRBK.
- the power supply voltage wiring (first power supply voltage wiring) LNVD1 corresponds to the main power supply voltage wiring MLVCM and the sub power supply voltage wiring MLVCS in FIG.
- the power supply regulator circuit (first power supply voltage generation circuit) VREG generates the aforementioned internal power supply voltage (first power supply voltage) VDD using the external power supply voltage VCC supplied to the pad PDvcc.
- the pad (first power supply pad) PDvcl is disposed outside the core circuit unit CRBK and is a pad for connecting the external capacitor CE as described above.
- the pad (first power supply pad) PDvcl and the power supply voltage wiring (first power supply voltage wiring) LNVD1 are connected by a power supply voltage wiring (second power supply voltage wiring) LNVD2 arranged outside the CRBK.
- the on-chip capacitor CC has a lower electrode (second electrode) LWN to which a reference power supply voltage VSS (ground power supply voltage GND) is supplied and an upper electrode (first electrode) UPN.
- An insulating film IS is provided between LWN and UPN.
- CC sets UPN as a part of LNVD2.
- the internal power supply voltage (first power supply voltage) VDD generated by the power supply regulator circuit (first power supply voltage generation circuit) VREG is supplied to the power supply voltage wiring (first power supply voltage wiring) LNVD1 of the core circuit unit CRBK.
- the VDD on the LNVD1 is applied to the pad (first power supply pad) PDvcl via the upper electrode (first electrode) UPN of the on-chip capacitor CC.
- CRBK can be equivalently expressed as a current source CS connected between the LNVD1 and the wiring for the reference power supply voltage VSS.
- the current value of CS frequently changes according to the processing content of CRBK. Since the wiring for LNVD1 and VSS actually has a parasitic resistance component or the like, power supply noise is generated in VDD and VSS according to the fluctuation of the current value of CS.
- FIG. 4 is a diagram for explaining an example of the effect of the semiconductor device of FIG.
- the core circuit unit CRBK and the upper electrode of the on-chip capacitor CC are connected with a predetermined impedance (here, simply represented by a resistor R1), and the CC upper electrode and the external terminal PNvcl are connected. They are connected by a predetermined predetermined impedance (simply represented by a resistor R2 here).
- the impedance (R1) is designed to be sufficiently lower than the impedance (R2).
- the impedance (R2) is originally a higher value, for example, with the bonding wire BW in FIG.
- the impedance (R1) As a result, the power supply noise NS generated in the CRBK is greatly reduced at the location of the upper electrode of the CC because the CC effectively acts as a bypass capacitor with a low impedance (R1).
- the external capacitor CE acts as a bypass capacitor to some extent because of its low impedance (R1), and also acts as a secondary battery here.
- the power supply noise greatly reduced by the upper electrode of the on-chip capacitor CC is further reduced through the high impedance (R2) and transmitted to the external terminal PNvcl to which the secondary battery (bypass capacitor) is connected.
- EMI noise (emission noise) generated in PNvcl can be greatly reduced.
- the on-chip capacitor CC and the external capacitor CE can also reduce power supply noise generated in the core circuit unit CRBK. Unlike FIG. 20, the power supply noise can be reduced. It is possible to achieve both reduction of EMI noise (emission noise).
- FIG. 5A is a circuit symbol that schematically represents the on-chip capacitor in FIG. 3, and FIG. 5B is a circuit symbol that is a comparative example of FIG. 5A.
- the power supply noise generated in the core circuit unit CRBK is always transmitted to the pad PDvcl (external terminal PNvcl) via the upper electrode (first electrode) UPN. It will be.
- This can be represented by a circuit symbol as shown in FIG.
- the CC shown in FIG. 5A has three nodes N1 to N3.
- N3 is set as a reference power supply voltage VSS (ground power supply voltage GND), and the internal power supply voltage VDD input from N1 is output from N2.
- VSS reference power supply voltage GND
- UPN is a power supply voltage wiring of VDD from N1 to N2, and is also an electrode of a capacitor.
- the on-chip capacitor CC ′ which is a comparative example shown in FIG. 5B, has two nodes N3 and N4, N3 is a reference power supply voltage VSS (ground power supply voltage GND), and N4 is an internal circuit.
- the power supply voltage VDD is connected in parallel to the power supply voltage wiring.
- the circuit symbol in FIG. 5B corresponds to, for example, a general MOS transistor capacitance. That is, a general MOS transistor capacitor has a structure in which, for example, one end of a contact layer is connected to a node (N4) on a metal wiring and the other end of the contact layer is connected to a gate electrode.
- the node N4 is not shown, but strictly speaking, a resistance component exists.
- the internal voltage voltage VDD including the power supply noise passes through the power supply voltage wiring having a low impedance as it is, so that the CC ′ does not function efficiently as a bypass capacitor. Can happen.
- the capacitance value that effectively acts as a bypass capacitor may be part of the capacitance value of CC ′.
- it is necessary to increase the capacitance value of CC ′ (for example, to increase the circuit area of CC ′).
- the on-chip capacitor CC shown in FIG. 5A when the on-chip capacitor CC shown in FIG. 5A is used, the internal power supply voltage VDD including the power supply noise inevitably passes through the upper electrode (first electrode) UPN. As efficient as it works.
- the capacitance value of the CC is equivalent to the effective capacitance value that acts as a bypass capacitor.
- the capacitance value of the CC is equivalent to the effective capacitance value that acts as a bypass capacitor.
- the use of CC makes it possible to make the effective capacitance value acting as a bypass capacitor larger than CC ′. That is, a more efficient on-chip capacitor can be realized with a smaller area.
- the bypass capacitor for example, bypasses power supply noise having a predetermined frequency component generated in the internal power supply voltage VDD to the reference power supply voltage VSS side using the capacitor's impedance characteristics (1 / (frequency ⁇ capacitance value)). By having a function to reduce power supply noise. In order to increase the effect as a bypass capacitor, it is beneficial to increase the capacitance value to some extent and to connect the electrode of the bypass capacitor to the noise generation source with a low impedance.
- FIG. 6 is a circuit diagram showing an example of an equivalent circuit including the power regulator circuit and its periphery in the semiconductor device of FIG.
- the power supply regulator circuit VREG shown in FIG. 6 is a linear regulator, and includes an amplifier circuit AMPv and a PMOS transistor MPv.
- MPv the source voltage VCC is supplied to the source, and the internal voltage voltage VDD is output from the drain.
- AMPv a reference voltage Vref is applied to one of the two inputs, VDD (MPv drain) is fed back to the other of the two inputs, and the gate voltage of the MPv is controlled so that VDD matches Vref.
- the reference voltage Vref is generated by the reference voltage generation circuit VREFG.
- VREFG includes a band gap reference circuit BGR, an amplifier circuit AMPr, a PMOS transistor MPr, and a variable resistor RV.
- MPr the power supply voltage VCC is supplied to the source, and Vref is output from the drain.
- RV functions as a so-called trimming resistor that divides a resistance between a voltage (Vref) of the drain of MPr and a reference power supply voltage VSS (ground power supply voltage GND) at a predetermined ratio and corrects manufacturing variations in the process.
- the resistance voltage division ratio is stored in advance in, for example, the nonvolatile memory ROM of FIG.
- the output voltage of the BGR is applied to one of the two inputs, the voltage of the resistance voltage dividing node in the RV is fed back to the other of the two inputs, and the voltage of the resistance voltage dividing node matches the output voltage of the BGR.
- the gate voltage of MPr is controlled.
- the internal power supply voltage VDD generated by the power supply regulator circuit VREG is supplied to the core circuit unit CRBK through the power supply voltage wiring LNVD, and is further applied to the pad PDvcl through the on-chip capacitor CC. Further, the reference power supply voltage VSS (ground power supply voltage GND) is supplied from the pad PDvss, and the VSS (GND) is supplied to each part inside the semiconductor chip CHP via the reference power supply voltage wiring LNVS.
- a capacitor CP is connected between LNVD and LNVS.
- the capacitance CP is, for example, the wiring capacitance between the mesh-like sub power supply voltage wiring MLVCS shown in FIG. 1 and a sub reference power supply voltage wiring (not shown), the capacitance of the diffusion layer of each transistor constituting the core circuit unit CRBK, Applicable. In some cases, a capacitor positively formed in the CRBK is also included. As described with reference to FIG. 19, power supply noise having a high frequency and a low frequency can be reduced to some extent by such feedback characteristics of the CP, the external capacitor CE, and the power supply regulator circuit VREG. However, with CP alone, for example, only a capacitance value on the order of nF can be obtained, the capacitance value may be insufficient, and the problem described with reference to FIG. 20 may occur regarding CE. Therefore, it is beneficial to provide an on-chip capacitor CC.
- FIG. 7 is a circuit block diagram showing an actual configuration example around the power regulator circuit in the semiconductor device of FIG.
- a plurality of power supply regulator circuits VREG as shown in FIG. 6 are actually arranged in a distributed manner in the semiconductor chip CHP. That is, the plurality of VREGs receive the power supply voltage VCC and the reference voltage Vref from one reference voltage generation circuit VREFG, respectively generate the internal power supply voltage VDD, and output the VDD to the common power supply voltage wiring LNVD.
- the number of VREGs is determined according to the current supply capability of each VREG and the current consumption of the core circuit unit CRBK.
- the plurality of VREGs may be appropriately distributed along the outer peripheral portion of the CRBK in FIG. 1, for example, or may be arranged in the CRBK in some cases.
- FIG. 8 is a plan view showing a schematic arrangement configuration example of on-chip capacitors in the semiconductor chip of the semiconductor device of FIG.
- the formation region (first region) of the core circuit portion CRBK is arranged in the semiconductor chip CHP.
- a main power supply voltage wiring MLVCM and a main reference power supply voltage wiring MLGCM are arranged along the outer periphery of the first region (CRBK).
- the MLVCM and the MLGCM each have a ring shape and are arranged so as to surround the CRBK.
- the sub power supply voltage wiring MLVCS branched from the MLVCM and arranged in a mesh shape is arranged inside the region surrounded by the MLVCM.
- sub-reference power supply voltage wirings MLGCS that are branched from the MLGCM and arranged in a mesh shape are arranged inside the region surrounded by the MLGCM.
- MLVCM and MLVCS correspond to the power supply voltage wiring (first power supply voltage wiring) LNVD1 in FIG.
- a pad (first power pad) PDvcl for the internal power supply voltage VDD and a pad PDvss for the reference power supply voltage VSS are arranged in a region outside the formation region (first region) of the core circuit portion CRBK.
- the on-chip capacitor CC is disposed in the vicinity of the shortest path connecting the CRBK formation region (first region) and PDvcl and PDvss.
- the CRBK formation region (first region) and PDvcl, PDvss are not connected as intentionally bypassed as in Patent Document 2, but as short as possible on the actual layout. Connect using wiring.
- one end of the upper electrode (first electrode) UPN is connected to the main power supply voltage wiring MLVCM, and the other end of UPN is connected to the pad (first power supply pad) PDvcl.
- one end of the lower electrode (second electrode) LWN is connected to the main reference power supply voltage wiring MLGCM, and the other end of the LWN is connected to the pad PDvss.
- the internal power supply voltage VDD on the main power supply voltage wiring MLVCM and the sub power supply voltage wiring MLVCS is applied to PDvcl via the UPN without fail including the power supply noise generated in the core circuit unit CRBK. Is done. In other words, there is no power supply path through which power supply noise generated in CRBK is transmitted to PDvcl without passing through CC. Thereby, EMI noise (emission noise) can be reliably reduced.
- FIG. 9 is a schematic diagram showing various structural examples of the on-chip capacitor in the semiconductor device of FIG.
- MOM type by disposing the metal wiring ML close to each other in the same metal wiring layer, the inter-metal wiring insulating film ISLm is used as a capacitor, and MLs are stacked in different metal wiring layers.
- the interlayer insulating film ISLy between them is used as a capacitor.
- the MIM type has a structure in which metal wiring ML is stacked via a thin insulating film ISL.
- the parasitic resistance (ESR (EquivalentESeries Resistance)) of the electrode is small, and it works efficiently as a bypass capacitor.
- the MIM type can increase the capacitance value per unit area as compared with the MOM type, but cannot be realized by a normal CMOS process and requires a special process. For this reason, it is more desirable to use the MOM type than the MIM type from the viewpoint of manufacturing cost.
- the MOM type is used, the distance between the electrodes (metal wiring ML) is shortened with the miniaturization of the semiconductor device, which makes it possible to increase the capacitance value.
- the PIP type has a structure in which an insulating film ISL is mounted on a lower polysilicon layer PSLl and an upper polysilicon layer PSLu is further mounted thereon. A silicide layer SC is formed on PSLu.
- the process structure is complicated, and the parasitic resistance of polysilicon (particularly the lower layer side) serving as an electrode increases. For this reason, the above-mentioned MOM type is preferable.
- an on-chip capacitor CC using a MOS capacitor there are a PMOS type and an NMOS type.
- a p-type diffusion layer DF (p +) serving as a source and a drain is formed in an n-type well WEL (n ⁇ ), and further a gate is formed on the WEL (n ⁇ ) via a gate insulating film GOX.
- the wiring GL is mounted.
- an n-type diffusion layer DF (n +) serving as a source and a drain is formed in a p-type well WEL (p ⁇ ), and further a gate is formed on the WEL (p ⁇ ) via a gate insulating film GOX.
- the wiring GL is mounted.
- GL is formed of, for example, polysilicon, and a silicide layer SC is formed on the GL.
- the PMOS type and NMOS type can increase the capacitance value per unit area, but have the disadvantage that the parasitic resistance of the electrode is large. That is, since one of the electrodes is the gate wiring GL (that is, polysilicon), the parasitic resistance increases, but the parasitic resistance can be lowered to some extent by the silicide layer SC. However, since the other electrode serves as a channel portion in the well WEL, it is not easy to reduce the parasitic resistance of the portion. For this reason, the above-mentioned MOM type is preferable.
- examples of the on-chip capacitor CC using the accumulation capacitance include a p-well type and an n-well type, and a type in which these are combined with a metal gate.
- a p-well type a p-type diffusion layer DF (p +) having a higher impurity concentration is formed in the p-type well WEL (p ⁇ ), and a gate insulating film GOX is further formed on the WEL (p ⁇ ).
- the gate wiring GL is mounted.
- an n-type diffusion layer DF (n +) having a higher impurity concentration is formed in the n-type well WEL (n ⁇ ), and a gate insulating film GOX is further formed on the WEL (n ⁇ ).
- the gate wiring GL is mounted.
- GL is formed of, for example, polysilicon, and a silicide layer SC is formed on the GL.
- the p-well type and the n-well type have a structure in which the polarity of the diffusion layer in the NMOS type and the PMOS type is changed. Such a structure is referred to as an accumulation capacity in this specification.
- the other one of the electrodes serves as the well WEL, so that the parasitic resistance is reduced by increasing the area of the WEL, for example. It becomes possible. Therefore, it is also beneficial to use the accumulation capacitance in addition to the MOM type described above as the on-chip capacitor CC.
- the accumulation capacitance as in the case of the PMOS type and NMOS type described above, there is some concern about the parasitic resistance in one of the electrodes (for example, the upper electrode UPN in FIG. 6). Therefore, it is more desirable to use a structure in which the gate wiring GL in the p well type and the n well type is replaced with the metal gate wiring MGL.
- the MGL is formed using a metal material such as titanium (Ti).
- the on-chip capacitor CC is a MOM type inter-metal capacitance or an accumulation capacitance.
- the CC can be efficiently operated as a bypass capacitor.
- a part of the power supply voltage wiring (second power supply voltage wiring) LNVD2 becomes a CC upper electrode (first electrode) UPN as described in FIG. Composed.
- the metal wiring ML may be used as a part of the LNVD2
- the gate wiring GL (or the metal gate wiring MGL) is used as it is in the LNVD2. It may be a part.
- EMI noise emission noise
- FIG. 10A is a plan view showing a schematic layout configuration example of the on-chip capacitor in the semiconductor device according to the second embodiment of the present invention
- FIG. 10B is a diagram in FIG. It is sectional drawing which shows the structural example between AA '.
- the on-chip capacitor CCa shown in FIG. 10A is arranged as the above-described on-chip capacitor CC in FIG. CCa includes a pad side power supply voltage wiring MLVPM, a pad side reference power supply voltage wiring MLGPM, and a plurality of branch power supply voltage wirings MLVB in addition to the main power supply voltage wiring MLVCM and the main reference power supply voltage wiring MLGCM shown in FIG.
- a plurality of branch reference power supply voltage lines MLGB are provided.
- MLVCM, MLGCM, MLVPM, and MLGPM extend side by side in the same direction.
- the plurality of MLVBs and MLGBs extend side by side in a direction (first direction) that intersects the extending direction of MLVCM, MLGCM, MLVPM, and MLGPM.
- One end of the plurality of branch power supply voltage lines (first metal lines) MLVB is commonly connected to the main power supply voltage line (first node) MLVCM, and the other end is common to the pad side power supply voltage line (second node) MLVPM. Connected to.
- One end of the plurality of branch reference power supply voltage lines (second metal lines) MLGB is commonly connected to the main reference power supply voltage line MLGCM, and the other end is commonly connected to the pad side reference power supply voltage line MLGPM.
- the plurality of MLGBs are arranged at predetermined intervals with respect to the plurality of MLVBs with an insulating film (not shown) interposed therebetween.
- Each of the plurality of MLVBs and MLGBs is formed with, for example, thinner wiring than MLVCM, MLGCM, MLVPM, and MLGPM.
- MLVPM is connected to the pad PDvcl via the power supply voltage wiring MLVP
- MLGPM is connected to the pad PDvss via the reference power supply voltage wiring MLGP.
- the on-chip capacitor CCa in FIG. 10A includes a plurality of metal wiring layers on a semiconductor substrate (not shown), and between each metal wiring in the same metal wiring layer. Are formed by using an inter-metal wiring insulating film that separates layers and an interlayer insulating film that separates different metal wiring layers.
- the same layout rule that is, the same rule for the minimum wiring width and the minimum pitch between wirings
- CCa is formed by using the M1 to M5, the inter-metal wiring insulating film ISLm, and the interlayer insulating film ISLy.
- Wiring) MLGB is alternately arranged with the inter-metal wiring insulating film ISLm interposed therebetween. Further, also in the layer direction of the plurality of metal wiring layers (M1 to M5), each MLVB and each MLGB are alternately arranged with the interlayer insulating film ISLy interposed therebetween.
- the plurality of MLVBs constitute an upper electrode (first electrode) UPN
- the plurality of MLGBs constitute a lower electrode (second electrode) LWN.
- MLVB and MLGB are formed in the same metal wiring layer at the minimum wiring pitch on the layout rule.
- the power supply voltage wiring MLVP is formed of, for example, a seventh metal wiring layer (M7) and is connected to the pad PDvcl formed in the uppermost layer.
- the reference power supply voltage line MLGP is formed of, for example, a sixth metal wiring layer (M6), and is connected to the pad PDvss formed on the uppermost layer via M7.
- Each branch power supply voltage wiring (first metal wiring) MLVB and pad side power supply voltage wiring (second node) MLVPM, each branch reference power supply voltage wiring (second metal wiring) MLGB, and pad side reference power supply voltage wiring MLGPM For example, as shown in FIG. 10B, the first metal wiring layer M1 to the fifth metal wiring layer M5 are appropriately formed. In this case, MLVPM and MLVP, and MLGPM and MLGP are appropriately connected via the contact layer.
- the on-chip capacitor CCa in FIG. 10A has a configuration in which the pads PDvcl and PDvss are connected to the main power supply voltage wiring MLVCM and the main reference power supply voltage wiring MLGCM on the side of the core circuit section with a substantially shortest wiring. It has become. Further, a part of this wiring (that is, each branch power supply voltage wiring MLVB and each branch reference power supply voltage wiring MLGB) is used together as an electrode of CCa. As a result, in FIG. 4 described above, a state where the impedance (R1) is low can be realized, and CCa can be efficiently operated as a bypass capacitor.
- FIG. 11 is a plan view showing a detailed layout configuration example around the on-chip capacitor in FIG. 8, and shows the on-chip capacitor in FIG. 10 (a) and FIG. 10 (b) in more detail including its periphery. It is.
- FIG. 11 shows details of the area AR1 in FIG. 8 described above.
- a part of the formation region (first region) of the core circuit part CRBK in FIG. 8 is cut into a concave shape from the outer peripheral side to the inner side, and the concave region is shown in FIG. 10A.
- An on-chip capacitor CCa is arranged.
- CCa having a sufficient capacitance value can be formed while preventing an increase in the size of the semiconductor chip CHP.
- the pads PDvcl and PDvss are formed in each cell CEL in the external input / output area (IO area) IOBK as shown in FIG.
- Each CEL is provided with a protection circuit ESDB for preventing electrostatic breakdown in addition to the pad.
- the ESDB in the CEL having the pad (first power supply pad) PDvcl includes an upper electrode (first electrode) (here, the branch power supply voltage wiring MLVB) of the on-chip capacitor CCa and a pad (first power supply pad). It is connected to a node of power supply voltage wiring MLVP located between PDvcl.
- a CEL including a pad PDio for external input / output data signals also includes an input / output buffer circuit IOB in addition to the ESDB.
- FIG. 12 is a circuit diagram showing a detailed configuration example of the protection circuit for preventing electrostatic breakdown in FIG.
- the protection circuit ESDB shown in FIG. 12 includes a PMOS transistor MP1, an NMOS transistor MN1, resistors R10 and R11, a capacitor C1, a clamping NMOS transistor MNcp, and parasitic diodes D1 and D2.
- a surge voltage is applied to the pad PDvss
- the pad PDvcl and the PDvss are clamped via D1.
- the source voltage of MP1 rises rapidly according to this, whereas the gate voltage of MP1 gradually rises according to the time constants of C1 and R10. .
- MP1 is turned on, and accordingly, MNcp is also turned on, and the gap between PDvcl and PDvss is clamped.
- capacitor C1 as shown in FIG. 12 is provided in the protection circuit ESDB, or when a capacitor is further provided between the wiring from the pad PDvcl and the wiring from the pad PDvss.
- these capacitors are realized by, for example, a general MOS transistor capacity, and are different from the on-chip capacitor CC according to the present embodiment. That is, in a general MOS transistor capacity or the like, as described in FIG. 5, for example, a part of the wiring from PDvcl does not have a capacitor electrode, but a point branched from a node on the wiring. The capacitor electrode is connected.
- FIG. 13 is a three-dimensional view schematically showing an example of a part of the structure of the on-chip capacitor shown in FIGS. 10 (a) and 10 (b).
- the power supply voltage wiring in the first metal wiring layer M1, the main power supply voltage wiring MLVCM on the core circuit side is combed, and a plurality of branch power supply voltage wirings MLVBm1 are teeth. Comb-like power supply voltage wiring is arranged so that the teeth of the two branches.
- the second metal wiring layer M2 comb-shaped power supply voltage wirings having comb-side pad side power supply voltage wirings MLVPM and a plurality of branch power supply voltage wirings MLVBm2 as teeth are arranged.
- power supply voltage wiring for interlayer connection having the same XY coordinates as MLVCM in M1 is arranged in M2.
- the comb-like power supply voltage wiring in the second metal wiring layer M2 is folded back symmetrically with respect to the Y axis in the comb-like power supply voltage wiring in the first metal wiring layer M1, and the XY coordinates of the teeth are further changed in the Y-axis direction.
- the shape is such that the length of the tooth in the X-axis direction is shorter than that of the tooth in M1.
- one pitch is set as an interval between the branch power supply voltage wiring MLVB and the branch reference power supply voltage wiring MLGB which are adjacent to each other in the same metal wiring layer.
- one end of the contact layer CTvd2 is connected to the tip portions of a plurality of teeth branched from the comb, and the comb-shaped power supply in the second metal wiring layer M2 In the voltage wiring, the other end of CTvd2 is connected to an intermediate position between the branch point from the tooth comb and the branch point from the tooth adjacent to the tooth comb. Further, in the comb-like power supply voltage wiring in M1, one end of the contact layer CTvd1 is connected to a predetermined position on the comb (here, a plurality of tooth branch points), and in M2, the power supply voltage for interlayer connection The other end of CTvd1 is connected to the wiring.
- comb-like power supply voltage wirings having the same XY coordinates as the comb-like power supply voltage wirings in the first metal wiring layer M1 are arranged in the odd-numbered metal wiring layers.
- the even-numbered metal wiring layer includes a comb-shaped power supply voltage wiring and an inter-layer connection power supply having the same XY coordinates as the comb-shaped power supply voltage wiring and the interlayer connection power supply voltage wiring in the second metal wiring layer M2. Voltage wiring is arranged.
- These power supply voltage wirings are appropriately connected by CTvd1 and CTvd2 having the same XY coordinates as the contact layers CTvd1 and CTvd2 described above.
- the above-described comb-shaped power supply voltage wiring in the odd-numbered metal wiring layer is folded back symmetrically with respect to the Y-axis, and the XY coordinates of the teeth are A comb-like reference power supply voltage wiring having XY coordinates shifted by one pitch in the direction is arranged.
- the above-described power supply voltage wirings for the interdigitated and interlayer connections in the even-numbered metal wiring layer are folded back symmetrically with respect to the Y axis, and the XY coordinates of the teeth are set in the Y axis direction.
- Comb teeth having an XY coordinate shifted by one pitch and a reference power supply voltage wiring for interlayer connection are arranged.
- Each of these reference power supply voltage wirings is appropriately connected through contact layers CTvs1 and CTvs2 that are connected at different locations between even and odd metal wiring layers in the same manner as in the case of the contact layers CTvd1 and CTvd2.
- the on-chip capacitor CCa as shown in FIGS. 10A and 10B can be realized by appropriately changing the contact layer (or via).
- FIG. 14 is a cross-sectional view showing a structural example between B and B ′ in the on-chip capacitor of FIG.
- an on-chip capacitor having a three-dimensional structure as shown in FIG. 13 is applied.
- a first metal wiring layer M1, a second metal wiring layer M2,..., A seventh metal wiring layer M7 are provided in this order toward the upper layer of the semiconductor substrate SUB.
- M1 to M7 for example, metal wiring using copper (Cu) or the like is appropriately formed.
- the metal wirings in M1 to M7 are insulated via interlayer insulating films ISL1 to ISL6, respectively.
- branch power supply voltage lines MLVBm1, MLVBm3, and MLVBm5 extending in the first direction described in FIG. 10 are formed. Further, branching reference power supply voltage lines MLGBm2 and MLGBm4 extending in the first direction are formed in M2 and M4 sandwiched between M1, M3 and M5.
- One end of the branch power supply voltage wirings MLVBm1, MLVBm3, and MLVBm5 is connected in common via a common connection corresponding to the main power supply voltage wiring MLVCM on the core circuit side.
- the common connection portion is formed in each of the second metal wiring layer M2, the fourth metal wiring layer M4, the sixth metal wiring layer M6, and the seventh metal wiring layer M7 in addition to one end portion of the MLVBm1, MLVBm3, and MLVBm5.
- the metal wiring and the contact layer CTvd1 for connecting each metal wiring are included.
- the other ends of MLVBm1, MLVBm3, and MLVBm5 are connected in common via a common connection corresponding to the pad-side power supply voltage wiring MLVPM.
- the common connection portion includes, in addition to one end portions of MLVBm1, MLVBm3, and MLVBm5, metal wires formed in M2, M4, M6, and M7, and a contact layer CTvd2 that connects the metal wires.
- one end of the branch reference power supply voltage wiring MLGBm2 and MLGBm4 is connected in common via a common connection corresponding to the main reference power supply voltage wiring MLGCM on the core circuit side.
- the common connection portion includes, in addition to one end portions of MLGBm2 and MLGBm4, each metal wiring formed in the first metal wiring layer M1, the third metal wiring M3, the fifth metal wiring layer M5, and the sixth metal wiring layer M6. And a contact layer CTvs1 for connecting each metal wiring. Note that, as can be seen from FIG. 13, the metal wirings M1, M3, and M5 and CTvs1 are actually arranged on the near side or the depth side on the paper surface of FIG.
- the pad side reference power supply voltage wiring MLGPM is arranged adjacent to the pad side power supply voltage wiring MLVPM.
- the MLGPM includes each metal wiring formed in the first metal wiring layer M1 to the sixth metal wiring layer M6 and a contact layer CTvs2 for connecting each metal wiring.
- CTvs2 is actually arranged on the near side or the depth side on the paper surface of FIG.
- the main reference power supply voltage wiring MLGCM is connected to MLGPM via a metal wiring (not shown) formed in the first metal wiring layer M1, the third metal wiring layer M3, and the fifth metal wiring layer M5. Will be.
- the metal wiring on the seventh metal wiring layer M7 which is a part of the pad side power supply voltage wiring MLVPM, is connected to the power supply voltage wiring MLVP shown in FIG.
- the metal wiring on the sixth metal wiring layer M6 that becomes a part of the pad-side reference power supply voltage wiring MLGPM is connected to the reference power supply voltage wiring MLGP shown in FIG.
- the on-chip capacitor CCa as shown in FIG. 10A and FIG. 10B can be realized with various structures other than the structure of FIG. 13, and accordingly, the cross section of FIG. The structure can also be changed as appropriate.
- the branch power supply voltage lines here, MLVBm1, MLVBm3, and MLVBm5
- the branch reference power supply voltage lines here, MLGBm2 and MLGBm4 are alternately arranged in the layer direction.
- EMI noise emission noise
- FIG. 15 is a plan view showing a detailed layout configuration example around the on-chip capacitor in FIG. 8 in the semiconductor device according to the third embodiment of the present invention.
- FIG. 15 shows details of the area AR1 in FIG. 8 described above.
- a part of the formation region (first region) of the core circuit portion CRBK in FIG. 8 is cut into a concave shape from the outer peripheral side to the inside.
- the on-chip capacitor CCb is disposed in the region.
- CCb unlike CCa in FIG. 11, is composed of an accumulation capacitor, and is further composed of a plurality of unit on-chip capacitors CCb [1] to CCb [n].
- the unit on-chip capacitors CCb [1] to CCb [n] each include a gate wiring GL.
- each GL is a power supply voltage wiring that connects the main power supply voltage wiring MLVCM and the pad side power supply voltage wiring MLVPM in parallel, and is also an upper electrode of the on-chip capacitor CCb.
- the reason why CCb is divided into CCb [1] to CCb [n] is due to the layout restriction of GL. If GL having a wide gate width (W) can be formed, it is not necessarily divided. There is no need.
- the positional relationship between the main power supply voltage wiring MLVCM and the main reference power supply voltage wiring MLGCM is switched as compared with FIG. This is for matching with the structure of FIG.
- the difference in positional relationship described above is not an essential difference. Since the configuration other than this is the same as that in the case of FIG. 11, detailed description thereof is omitted.
- FIG. 16A is a cross-sectional view showing an example of a structure between CC ′ in the unit on-chip capacitor of FIG. 15, and FIG. 16B is a diagram between DD ′ in the unit on-chip capacitor of FIG. It is sectional drawing which shows the example of a structure.
- an n-type well WEL (n ⁇ ) is formed in the semiconductor substrate SUB.
- the WEL (n ⁇ ) two n-type diffusion layers DF1 (n +) having an impurity concentration higher than that of WEL (n ⁇ ) are formed.
- two element isolation insulating films STI1 are disposed adjacent to each of the two DF1 (n +).
- a gate wiring GL is formed via a gate insulating film GOX above the region sandwiched between the two element isolation insulating films STI1.
- the GL is located in the gate layer GT and is formed, for example, with a stacked structure of a polysilicon layer and a silicide layer.
- GOX is formed of, for example, silicon dioxide (SiO 2 ) or the like.
- the silicide layer is formed using, for example, tungsten (W), molybdenum (Mo), titanium (Ti), or the like.
- Both end portions of the gate wiring GL are respectively connected to two metal wirings in the first metal wiring layer M1 through the contact layer CTg, and the two metal wirings are respectively connected to the second metal wiring through the contact layer CT1. It is connected to two metal wirings in the two metal wiring layer M2.
- One of the two metal wirings in the M2 becomes a part of the main power supply voltage wiring MLVCM, and the other becomes a part of the pad side power supply voltage wiring MLVPM.
- the two diffusion layers DF1 (n +) are connected to the two metal wirings in M1 via the contact layer CTd, respectively.
- One of the two metal wirings in the M1 is a part of the main reference power supply voltage wiring MLGCM, and the other is a part of the pad side reference power supply voltage wiring MLGPM.
- the metal wiring is formed using, for example, copper (Cu).
- an n-type well WEL (n ⁇ ) is formed in the semiconductor substrate SUB.
- two n-type diffusion layers DF2 (n +) having an impurity concentration higher than that of WEL (n ⁇ ) are formed.
- two element isolation insulating films STI2 are arranged adjacent to the two DF2 (n +) so as to sandwich the two DF2 (n +).
- a gate wiring GL is formed above the region sandwiched between two DF2 (n +) in WEL (n ⁇ ) via a gate insulating film GOX.
- Two DF2 (n +) are respectively connected to two metal wirings in M1 through a contact layer CTd.
- one of the two metal wirings in M1 is a main reference power supply voltage wiring MLGCBMb (not shown in FIG. 15) drawn from the main reference power supply voltage wiring MLGCM, and the other is the pad side reference power supply voltage.
- MLGPPMb (not shown in FIG. 15) drawn from the wiring MLGPM.
- FIG. 17A is a diagram showing an example of a cross-sectional structure and an equivalent circuit schematically showing FIG. 16A
- FIG. 17B is a cross-section as a comparative example of FIG. It is a figure which shows an example of a structure and its equivalent circuit.
- the well WEL (n ⁇ ) has a reference power supply voltage VSS () through the reference power supply voltage wiring and the diffusion layers DF1 (n +) and DF2 (n +). Ground power supply voltage GND) is supplied. Therefore, in the on-chip capacitor CCb of FIG. 17A, the well WEL is connected to VSS.
- WEL in FIG. 17A becomes the lower electrode (second electrode) LWN of CCb
- the gate wiring GL in FIG. 17A is the upper electrode (first electrode) of CCb.
- UPN UPN.
- the internal power supply voltage VDD including the power supply noise applied from the main power supply voltage wiring MLVCM reaches one end of the gate wiring GL via the contact layers CT1 and CTg, and passes through the GL.
- the pad side power supply voltage wiring MLVPM is reached from the other end of GL via CTg and CT1.
- CTg and CT1 have a certain amount of parasitic resistance component and parasitic inductor component, they are represented by a series circuit of an inductor and a resistor in the equivalent circuit.
- GL has a certain amount of parasitic resistance component, and is represented by a resistance in an equivalent circuit.
- CCb acts efficiently as a bypass capacitor.
- the on-chip capacitor CCb ′ in FIG. 17B which is a comparative example, has two metal wirings in the first metal wiring layer M1 in FIG. 17A in common via the metal wiring ML1 in M1. It has a connected structure.
- Such a structure corresponds to a circuit symbol as shown in FIG. In this case, most of the internal power supply voltage VDD including the power supply noise applied from the main power supply voltage wiring MLVCM reaches the pad-side power supply voltage wiring MLVPM through a path via the ML1. For this reason, CCb 'is less effective as a bypass capacitor than CCb.
- FIG. 18 is a cross-sectional view showing a structural example of a metal gate used as the gate wiring in the on-chip capacitors of FIGS. 16 (a) and 16 (b).
- the gate wiring GL is a power supply voltage wiring of the internal power supply voltage VDD and is also an electrode of a capacitor, as described in FIG. 4 of the first embodiment, in order to further enhance the effect as a bypass capacitor, A smaller resistance component is desirable. Therefore, for example, the gate wiring GL is more preferably formed with a metal gate structure as shown in FIG. 18 than a stacked structure of a polysilicon layer and a silicide layer.
- a gate wiring GL (metal gate wiring MGL) illustrated in FIG. 18 has a structure in which three layers (G1, G2, and SC) are stacked in this order from the gate insulating film GOX side.
- the layer G1 is formed of titanium nitride (TiN)
- the layer G2 is formed of polysilicon
- the silicide layer SC is formed using nickel platinum.
- the SC may be formed using any one of nickel (Ni), titanium (Ti), cobalt (Co), and platinum (Pt).
- GOX is formed of a high dielectric constant gate insulating film (so-called High-k). Specific examples include hafnium oxide (HfO 2 ) into which lanthanum oxide (La 2 O 3 ) is introduced, hafnium oxide silicate, hafnium oxynitride silicate, and the like.
- EMI noise emission noise
- the capacitance value of the insulating film is large in addition to the small parasitic resistance value of the electrode, the function as a bypass capacitor can be further enhanced.
- an n-type well is used as a well, but a p-type well may be used in some cases. That is, it is possible to use the p-well type structure shown in FIG. However, since the n-type well has a smaller parasitic resistance value than the p-type well, it is preferable to use the n-type well from the viewpoint of reducing the resistance of the electrode. From the viewpoint of reducing the resistance of the well, for example, in FIG. 15, it is also beneficial to make the area of the well located in the region of the on-chip capacitor CCb as large as possible.
- the present invention made by the present inventor has been specifically described based on the embodiment.
- the present invention is not limited to the embodiment, and various modifications can be made without departing from the scope of the invention.
- the above-described embodiment has been described in detail for easy understanding of the present invention, and is not necessarily limited to one having all the configurations described.
- a part of the configuration of one embodiment can be replaced with the configuration of another embodiment, and the configuration of another embodiment can be added to the configuration of one embodiment. .
- a microcomputer has been described as an example of a semiconductor device, but of course, the present invention is not limited to a microcomputer, and can be similarly applied to various semiconductor products that require countermeasures against noise.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Geometry (AREA)
- Semiconductor Integrated Circuits (AREA)
- Ceramic Engineering (AREA)
Abstract
Description
《半導体装置全体の概略構成》
図1は、本発明の実施の形態1による半導体装置において、その全体の概略構成例を示す平面図である。図1には、半導体装置の一例として、一つの半導体基板で構成される半導体チップCHPが示される。CHPは、例えば、マイクロコンピュータ等である。CHPは、外周部に外部入出力領域(IO領域)IOBKを備え、その内部にコア回路部CRBKと、アナログ回路部ANGBKと、電源レギュレータ回路VREGと、クロック生成回路部CKBKを備える。IOBKには、複数のパッドPDが配置される。PDの中には、電源電圧VCC用のパッドPDvcc、基準電源電圧VSS(接地電源電圧GND)用のパッドPDvss、内部電源電圧VDD用のパッドPDvclが含まれる。
図19(a)、図19(b)および図19(c)は、図1および図2の半導体装置において、内部電源電圧用の外部端子に接続される外付けコンデンサの効果の一例を説明する図である。図19(a)に示すように、コア回路部CRBKの消費電流は、その内部の各回路の動作に伴い高い周波数で小さく変動し、これに加えて、各回路の動作・非動作の切り替えに伴い低い周波数で大きく変動する。これに伴い、CRBK内の電源配線(メイン電源電圧配線MLVCMおよびサブ電源電圧配線MLVCS)上の内部電源電圧VDDは、図19(b)に示すように、高い周波数での小さな変動成分と、低い周波数での大きな変動成分を持つ。
図20で述べたような問題を解決するため、図3のような構成例を用いることが有益となる。図3は、図1の半導体装置において、その主要部の概略構成例を示す模式図である。図3に示す半導体チップCHPは、電源レギュレータ回路(第1電源電圧生成回路)VREGとコア回路部CRBKに加えてオンチップコンデンサCCを備える。CRBKは、CRBK内に配置され、CRBK内の各回路に内部電源電圧(第1電源電圧)VDDを供給するための電源電圧配線(第1電源電圧配線)LNVD1を備える。電源電圧配線(第1電源電圧配線)LNVD1は、図1におけるメイン電源電圧配線MLVCMおよびサブ電源電圧配線MLVCSに該当する。
図4は、図3の半導体装置において、その効果の一例を説明する図である。図4では、コア回路部CRBKとオンチップコンデンサCCの上部電極との間が所定のインピーダンス(ここでは簡易的に抵抗R1で表す)で接続され、CCの上部電極と外部端子PNvclとの間が所定の所定のインピーダンス(ここでは簡易的に抵抗R2で表す)で接続されている。ここで、インピーダンス(R1)は、インピーダンス(R2)に比べて十分に低くなるように設計される。実際の設計では、インピーダンス(R2)は、例えば図2のボンディングワイヤBW等に伴い元々高めの値となるため、インピーダンス(R1)をできるだけ低くするような設計を行えばよい。その結果、CRBKで生じた電源ノイズNSは、低いインピーダンス(R1)に伴いCCがバイパスコンデンサとして効率的に作用するため、CCの上部電極の箇所で大きく低減される。
図6は、図1の半導体装置において、その電源レギュレータ回路およびその周辺を含めた等価回路の一例を示す回路図である。図6に示す電源レギュレータ回路VREGは、リニアレギュレータであり、アンプ回路AMPvとPMOSトランジスタMPvを備えている。MPvは、ソースに電源電圧VCCが供給され、ドレインから内部電圧電圧VDDを出力する。AMPvは、2入力の一方に参照電圧Vrefが印加され、2入力の他方にVDD(MPvのドレイン)が帰還され、VDDがVrefに一致するようにMPvのゲート電圧を制御する。
図8は、図3の半導体装置において、その半導体チップ内でのオンチップコンデンサの概略的な配置構成例を示す平面図である。図8において、半導体チップCHP内には、コア回路部CRBKの形成領域(第1領域)が配置される。また、当該第1領域(CRBK)の外周部に沿って、メイン電源電圧配線MLVCMおよびメイン基準電源電圧配線MLGCMとが配置される。MLVCM,MLGCMは、それぞれ、ここではリング状の形状を持ち、CRBKを囲むように配置される。MLVCMで囲まれる領域の内側には、図1等で述べたように、MLVCMから分岐して網目状に配置されるサブ電源電圧配線MLVCSが配置される。同様に、MLGCMで囲まれる領域の内側には、MLGCMから分岐して網目状に配置されるサブ基準電源電圧配線MLGCSが配置される。MLVCM,MLVCSは、図3の電源電圧配線(第1電源電圧配線)LNVD1に該当する。
図9は、図3の半導体装置において、そのオンチップコンデンサの各種構造例を示す概略図である。図9において、まず、メタル配線間の容量を用いたオンチップコンデンサCCとして、MOM型とMIM型が挙げられる。MOM型は、同一メタル配線層内においてメタル配線MLを近接して配置することで、そのメタル配線間絶縁膜ISLmを容量として利用し、更に、異なるメタル配線層においてMLを重ねて配置することで、その間の層間絶縁膜ISLyを容量として利用する構造となる。MIM型は、メタル配線MLを薄い絶縁膜ISLを介して重ねる構造となる。
本実施の形態2では、実施の形態1で述べたオンチップコンデンサCCとしてMOM型のメタル間容量を用いる場合を例として、その詳細について説明する。
図10(a)は、本発明の実施の形態2による半導体装置において、そのオンチップコンデンサの模式的なレイアウト構成例を示す平面図であり、図10(b)は、図10(a)におけるA-A’間の構造例を示す断面図である。図10(a)に示すオンチップコンデンサCCaは、前述した図8のオンチップコンデンサCCとして配置される。CCaは、図8に示したメイン電源電圧配線MLVCMおよびメイン基準電源電圧配線MLGCMに加えて、パッド側電源電圧配線MLVPMと、パッド側基準電源電圧配線MLGPMと、複数の分岐用電源電圧配線MLVBと、複数の分岐用基準電源電圧配線MLGBを備える。MLVCM,MLGCM,MLVPM,MLGPMは、同一方向に並んで延伸する。複数のMLVB,MLGBは、MLVCM,MLGCM,MLVPM,MLGPMの延伸方向と交差する方向(第1方向)に並んで延伸する。
本実施の形態3では、実施の形態1で述べたオンチップコンデンサCCとしてアキミュレーション容量を用いる場合を例として、その詳細について説明する。
図15は、本発明の実施の形態3による半導体装置において、図8のオンチップコンデンサ周りの詳細なレイアウト構成例を示す平面図である。図15には、前述した図8における領域AR1の詳細が示されている。図15のレイアウト構成例では、前述した図11の場合と同様に、図8のコア回路部CRBKの形成領域(第1領域)の一部を外周側から内側に向けて凹状に削り、この凹状の領域にオンチップコンデンサCCbが配置されている。ただし、CCbは、図11のCCaと異なり、アキミュレーション容量で構成され、更に、複数の単位オンチップコンデンサCCb[1]~CCb[n]で構成される。
図17(a)は、図16(a)を簡略的に表した断面構造およびその等価回路の一例を示す図であり、図17(b)は、図17(a)の比較例となる断面構造およびその等価回路の一例を示す図である。図16(a)および図16(b)に示したように、ウエルWEL(n-)には、基準電源電圧配線および拡散層DF1(n+),DF2(n+)を介して基準電源電圧VSS(接地電源電圧GND)が供給される。そこで、図17(a)のオンチップコンデンサCCbでは、ウエルWELをVSSに接続している。例えば、図3を参照して、図17(a)におけるWELは、CCbの下部電極(第2電極)LWNとなり、図17(a)におけるゲート配線GLは、CCbの上部電極(第1電極)UPNとなる。
図18は、図16(a)および図16(b)のオンチップコンデンサにおいて、そのゲート配線として用いられるメタルゲートの構造例を示す断面図である。ゲート配線GLは、内部電源電圧VDDの電源電圧配線であると共にコンデンサの電極でもあるため、実施の形態1の図4等でも述べたように、バイパスコンデンサとしての効果をより高めるためには、寄生抵抗成分がより小さい方が望ましい。そこで、ゲート配線GLは、例えば、ポリシリコン層とシリサイド層の積層構造よりも、図18に示すようなメタルゲートの構造で形成される方がより望ましい。
ANGBK アナログ回路部
AR 領域
BD 配線基板
BGR バンドギャップリファレンス回路
BW ボンディングワイヤ
C コンデンサ
CC,CC’ オンチップコンデンサ
CE 外付けコンデンサ
CEL セル
CHP 半導体チップ
CKBK クロック生成回路部
CP 容量
CPU プロセッサ回路
CRBK コア回路部
CS 電流源
CT コンタクト層
D 寄生ダイオード
DF 拡散層
ESDB 保護回路
G 層
GL ゲート配線
GOX ゲート絶縁膜
GT ゲート層
ICP ICパッケージ
IOB 入出力バッファ回路
IOBK 外部入出力領域
IS,ISL 絶縁膜
LNVD 電源電圧配線
LNVS 基準電源電圧配線
LWN 下部電極
M メタル配線層
MGL メタルゲート配線
ML メタル配線
MLGB 分岐用基準電源電圧配線
MLGCM メイン基準電源電圧配線
MLGCS サブ基準電源電圧配線
MLGP 基準電源電圧配線
MLGPM パッド側基準電源電圧配線
MLVB 分岐用電源電圧配線
MLVCM メイン電源電圧配線
MLVCS サブ電源電圧配線
MLVP 電源電圧配線
MLVPM パッド側電源電圧配線
MN NMOSトランジスタ
MP PMOSトランジスタ
N ノード
NS 電源ノイズ
PD パッド
PERI 各種周辺回路
PKG パッケージ
PN 外部端子
PSL ポリシリコン層
R,R’ 抵抗
RAM 揮発性メモリ
ROM 不揮発性メモリ
RV 可変抵抗
SC シリサイド層
STI 素子分離用絶縁膜
SUB 半導体基板
UPN 上部電極
VCC 電源電圧
VDD 内部電源電圧
VREFG 参照電圧生成回路
VREG 電源レギュレータ回路
VSS 基準電源電圧
Vref 参照電圧
WEL ウエル
Claims (19)
- 一つの半導体基板で構成される半導体装置であって、
所定の処理を実行するコア回路部を形成するための第1領域と、
前記第1領域内に配置され、前記コア回路部に第1電源電圧を供給するための第1電源電圧配線と、
外部からの電源電圧を用いて前記第1電源電圧を生成する第1電源電圧生成回路と、
前記第1領域外に配置され、外付けのコンデンサを接続するための第1電源パッドと、
前記第1電源パッドと前記第1電源電圧配線とを接続する第2電源電圧配線と、
前記第2電源電圧配線の一部の区間よりなる第1電極と、基準電源電圧が供給される第2電極とを持つオンチップコンデンサと、を有し、
前記第1電源電圧配線上の前記第1電源電圧は、前記第1電極を経由して前記第1電源パッドに印加される、半導体装置。 - 請求項1記載の半導体装置において、
前記第2電源電圧配線は、前記第1領域と前記第1電源パッドとの間を結ぶ最短経路の近辺に配置される、半導体装置。 - 請求項2記載の半導体装置において、
前記第1電源電圧配線上の前記第1電源電圧は、前記第1電極を必ず経由して前記第1電源パッドに印加される、半導体装置。 - 請求項3記載の半導体装置において、
さらに、前記半導体基板を封止するパーケージを備え、
前記パーケージは、前記第1電源パッドに接続される第1電源端子を有する、半導体装置。 - 請求項4記載の半導体装置において、
前記第1電極と前記第1電源パッドとの間に位置する前記第2電源電圧配線のノードには、さらに、静電破壊防止用の保護回路が接続される、半導体装置。 - 請求項5記載の半導体装置において、
前記オンチップコンデンサは、前記半導体基板上の複数層のメタル配線層と、同一のメタル配線層内で各メタル配線間を分離するメタル配線間絶縁膜と、異なるメタル配線層間を分離する層間絶縁膜とを用いて形成される、半導体装置。 - 請求項5記載の半導体装置において、
前記オンチップコンデンサは、
前記半導体基板内に形成され、前記第2電極となるウエルと、
前記ウエル上に形成される絶縁膜と、
前記絶縁膜上に形成され、前記第1電極となるゲート配線と、を備える半導体装置。 - 一つの半導体基板で構成される半導体装置であって、
所定の処理を実行するコア回路部を形成するための第1領域と、
前記第1領域内に配置され、前記コア回路部に第1電源電圧を供給するための第1電源電圧配線と、
外部からの電源電圧を用いて前記第1電源電圧を生成する第1電源電圧生成回路と、
前記第1領域外に配置され、外付けのコンデンサを接続するための第1電源パッドと、
前記第1電源パッドと前記第1電源電圧配線とを接続する第2電源電圧配線と、
前記第2電源電圧配線の一部の区間よりなる第1電極と、基準電源電圧が供給される第2電極とを持つオンチップコンデンサと、を有し、
前記第1および第2電極は、前記半導体基板上の複数層のメタル配線層で形成され、
前記第1電極は、前記第2電源電圧配線の一部の区間の両端となる第1および第2ノードの間で、並んで第1方向に延伸する複数の第1メタル配線を有し、
前記第2電極は、並んで前記第1方向に延伸し、前記複数の第1メタル配線に対して絶縁膜を挟んで所定の間隔で配置される複数の第2メタル配線を有する、半導体装置。 - 請求項8記載の半導体装置において、
前記複数の第1および第2メタル配線を前記第1方向と直交する第2方向の断面で見た場合に、前記第1メタル配線と前記第2メタル配線は、前記複数層のメタル配線層の同じ層内で絶縁膜を挟んで交互に配置され、前記複数層のメタル配線層の層方向で絶縁膜を挟んで交互に配置される、半導体装置。 - 請求項9記載の半導体装置において、
前記オンチップコンデンサは、前記第1領域と前記第1電源パッドとの間を結ぶ最短経路の近辺に配置される、半導体装置。 - 請求項10記載の半導体装置において、
前記第1電源電圧配線上の前記第1電源電圧は、前記第1電極を必ず経由して前記第1電源パッドに印加される、半導体装置。 - 請求項11記載の半導体装置において、
前記第1電源電圧配線は、
前記第1領域の外周部に沿って配置されるメイン電源電圧配線と、
前記メイン電源電圧配線から分岐して網目状に配置されるサブ電源電圧配線と、を備え、
前記第1電極の一端は、前記メイン電源電圧配線に接続され、
前記第1電極の他端は、前記第1電源パッドに接続される、半導体装置。 - 請求項12記載の半導体装置において、
さらに、前記半導体基板を封止するパーケージを備え、
前記パーケージは、前記第1電源パッドに接続される第1電源端子を有する、半導体装置。 - 一つの半導体基板で構成される半導体装置であって、
所定の処理を実行するコア回路部を形成するための第1領域と、
前記第1領域内に配置され、前記コア回路部に第1電源電圧を供給するための第1電源電圧配線と、
外部からの電源電圧を用いて前記第1電源電圧を生成する第1電源電圧生成回路と、
前記第1領域外に配置され、外付けのコンデンサを接続するための第1電源パッドと、
前記第1電源パッドと前記第1電源電圧配線とを接続する第2電源電圧配線と、
前記第2電源電圧配線の一部の区間よりなる第1電極と、基準電源電圧が供給される第2電極とを持つオンチップコンデンサと、を有し、
前記オンチップコンデンサは、
前記半導体基板内に形成される第1導電型のウエルと、
前記ウエル内に形成され、前記ウエルよりも高い不純物濃度を持つ前記第1導電型の第1半導体領域と、
前記ウエル上に形成される絶縁膜と、
前記絶縁膜上に形成されるゲート配線と、
前記ゲート配線の両端部の上にそれぞれ形成される第1および第2コンタクト層と、を備え、
前記ゲート配線は、前記第1電極を構成し、
前記ウエルは、前記第1半導体領域に前記基準電源電圧が供給されることで前記第2電極を構成する、半導体装置。 - 請求項14記載の半導体装置において、
前記第1電源電圧配線は、
前記第1領域の外周部に沿って配置されるメイン電源電圧配線と、
前記メイン電源電圧配線から分岐して網目状に配置されるサブ電源電圧配線と、を備え、
前記第1コンタクト層は、前記メイン電源電圧配線に接続され、
前記第2コンタクト層は、前記第1電源パッドに接続される、半導体装置。 - 請求項15記載の半導体装置において、
前記第1電源電圧配線上の前記第1電源電圧は、前記第1電極を必ず経由して前記第1電源パッドに印加される、半導体装置。 - 請求項16記載の半導体装置において、
前記第1導電型は、n型である、半導体装置。 - 請求項17記載の半導体装置において、
前記ゲート配線は、メタルゲートで形成される、半導体装置。 - 請求項18記載の半導体装置において、
さらに、前記半導体基板を封止するパーケージを備え、
前記パーケージは、前記第1電源パッドに接続される第1電源端子を有する、半導体装置。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/381,487 US20160276265A1 (en) | 2013-12-06 | 2013-12-06 | Semiconductor device |
PCT/JP2013/082850 WO2015083289A1 (ja) | 2013-12-06 | 2013-12-06 | 半導体装置 |
JP2014539935A JPWO2015083289A1 (ja) | 2013-12-06 | 2013-12-06 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2013/082850 WO2015083289A1 (ja) | 2013-12-06 | 2013-12-06 | 半導体装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2015083289A1 true WO2015083289A1 (ja) | 2015-06-11 |
Family
ID=53273081
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2013/082850 WO2015083289A1 (ja) | 2013-12-06 | 2013-12-06 | 半導体装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US20160276265A1 (ja) |
JP (1) | JPWO2015083289A1 (ja) |
WO (1) | WO2015083289A1 (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2020155474A (ja) * | 2019-03-18 | 2020-09-24 | 本田技研工業株式会社 | 半導体装置 |
JP2022159354A (ja) * | 2018-11-01 | 2022-10-17 | 長江存儲科技有限責任公司 | 集積回路静電気放電バス構造および関連方法 |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9806019B2 (en) * | 2015-09-22 | 2017-10-31 | Nxp Usa, Inc. | Integrated circuit with power saving feature |
US9947680B2 (en) * | 2016-09-16 | 2018-04-17 | Toshiba Memory Corporation | Semiconductor memory device |
US10847452B2 (en) * | 2018-07-05 | 2020-11-24 | Sandisk Technologies Llc | Non-volatile memory with capacitors using metal under signal line or above a device capacitor |
US10789992B2 (en) * | 2018-07-05 | 2020-09-29 | Sandisk Technologies Llc | Non-volatile memory with capacitors using metal under pads |
JP2021043786A (ja) * | 2019-09-12 | 2021-03-18 | キオクシア株式会社 | 半導体装置および電圧供給方法 |
EP4084069A4 (en) * | 2020-01-23 | 2023-05-17 | Huawei Technologies Co., Ltd. | CHIP DEVICE, CIRCUIT AND WIRELESS COMMUNICATION DEVICE |
CN112088406B (zh) | 2020-08-06 | 2023-10-03 | 长江存储科技有限责任公司 | 用于三维存储器的多管芯峰值功率管理 |
KR20220106617A (ko) * | 2021-01-22 | 2022-07-29 | 삼성전자주식회사 | 멀티 레벨 칩 인에이블 신호를 생성하는 스토리지 장치 및 이의 동작 방법 |
US11646262B2 (en) * | 2021-06-21 | 2023-05-09 | Nanya Technology Corporation | Semiconductor device with horizontally arranged capacitor and method for fabricating the same |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003133507A (ja) * | 2001-10-26 | 2003-05-09 | Fujitsu Ltd | 半導体装置およびその製造方法 |
JP2003142591A (ja) * | 2001-11-08 | 2003-05-16 | Denso Corp | 半導体集積回路装置 |
JP2006039788A (ja) * | 2004-07-26 | 2006-02-09 | Renesas Technology Corp | 半導体集積回路装置 |
JP2007180087A (ja) * | 2005-12-27 | 2007-07-12 | Seiko Epson Corp | 集積回路装置 |
JP2007288028A (ja) * | 2006-04-19 | 2007-11-01 | Sony Corp | 信号遅延構造 |
JP2009283792A (ja) * | 2008-05-23 | 2009-12-03 | Mitsumi Electric Co Ltd | 半導体装置及び半導体集積回路装置 |
-
2013
- 2013-12-06 JP JP2014539935A patent/JPWO2015083289A1/ja active Pending
- 2013-12-06 US US14/381,487 patent/US20160276265A1/en not_active Abandoned
- 2013-12-06 WO PCT/JP2013/082850 patent/WO2015083289A1/ja active Application Filing
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003133507A (ja) * | 2001-10-26 | 2003-05-09 | Fujitsu Ltd | 半導体装置およびその製造方法 |
JP2003142591A (ja) * | 2001-11-08 | 2003-05-16 | Denso Corp | 半導体集積回路装置 |
JP2006039788A (ja) * | 2004-07-26 | 2006-02-09 | Renesas Technology Corp | 半導体集積回路装置 |
JP2007180087A (ja) * | 2005-12-27 | 2007-07-12 | Seiko Epson Corp | 集積回路装置 |
JP2007288028A (ja) * | 2006-04-19 | 2007-11-01 | Sony Corp | 信号遅延構造 |
JP2009283792A (ja) * | 2008-05-23 | 2009-12-03 | Mitsumi Electric Co Ltd | 半導体装置及び半導体集積回路装置 |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2022159354A (ja) * | 2018-11-01 | 2022-10-17 | 長江存儲科技有限責任公司 | 集積回路静電気放電バス構造および関連方法 |
JP7378548B2 (ja) | 2018-11-01 | 2023-11-13 | 長江存儲科技有限責任公司 | 集積回路静電気放電バス構造および関連方法 |
JP2020155474A (ja) * | 2019-03-18 | 2020-09-24 | 本田技研工業株式会社 | 半導体装置 |
JP7222481B2 (ja) | 2019-03-18 | 2023-02-15 | 本田技研工業株式会社 | 半導体装置 |
Also Published As
Publication number | Publication date |
---|---|
JPWO2015083289A1 (ja) | 2017-03-16 |
US20160276265A1 (en) | 2016-09-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2015083289A1 (ja) | 半導体装置 | |
WO2015083281A1 (ja) | 半導体装置 | |
KR100788222B1 (ko) | 전원 및 접지배선 아래에 디커플링 캐패시터를 구비하는집적 회로 | |
JP2006303377A (ja) | 半導体装置 | |
JP5685457B2 (ja) | 半導体集積回路装置 | |
JP2008147338A (ja) | 半導体集積回路装置 | |
US20080173899A1 (en) | Semiconductor device | |
US6552594B2 (en) | Output buffer with improved ESD protection | |
JP6512520B2 (ja) | 半導体装置及びその設計方法 | |
JP2008159736A (ja) | 半導体装置及びその電源供給方法 | |
JP2012222065A (ja) | 半導体集積回路装置 | |
CN107431042B (zh) | 具有片上噪声保护电路的半导体芯片 | |
JP5072282B2 (ja) | 半導体装置 | |
JP4552073B2 (ja) | 半導体集積回路 | |
JP4908091B2 (ja) | 半導体装置 | |
US20110051304A1 (en) | Defectivity-immune technique of implementing mim-based decoupling capacitors | |
JP5657264B2 (ja) | 半導体集積回路装置 | |
JP2015088652A (ja) | 半導体装置 | |
JP6445374B2 (ja) | コンデンサ構造 | |
US20120049260A1 (en) | Method for forming capacitor and semiconductor device using the same | |
JP2019079950A (ja) | 半導体装置 | |
JP5401056B2 (ja) | 半導体装置 | |
TWI463674B (zh) | 適於應用於積體電路的電容結構 | |
US11043485B2 (en) | Electronic device having semiconductor device with protective resistor | |
JP2008108799A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ENP | Entry into the national phase |
Ref document number: 2014539935 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 14381487 Country of ref document: US |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 13898650 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 16/09/2016) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 13898650 Country of ref document: EP Kind code of ref document: A1 |