WO2008117464A1 - 半導体装置およびその製造方法 - Google Patents
半導体装置およびその製造方法 Download PDFInfo
- Publication number
- WO2008117464A1 WO2008117464A1 PCT/JP2007/056458 JP2007056458W WO2008117464A1 WO 2008117464 A1 WO2008117464 A1 WO 2008117464A1 JP 2007056458 W JP2007056458 W JP 2007056458W WO 2008117464 A1 WO2008117464 A1 WO 2008117464A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- gate electrode
- nmos
- semiconductor device
- laminated
- polycrystalline silicon
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title abstract 2
- 238000004519 manufacturing process Methods 0.000 title 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 abstract 2
- 239000002245 particle Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823842—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28035—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4916—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
- H01L29/4925—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66636—Lateral single gate silicon transistors with source or drain recessed by etching or first recessed by etching and then refilled
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7845—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being a conductive material, e.g. silicided S/D or Gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7848—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the source/drain region, e.g. SiGe source and drain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7834—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with a non-planar structure, e.g. the gate or the source or the drain being non-planar
Abstract
半導体装置(10)は、少なくとも2層の多結晶シリコン膜が積層された積層ゲート電極を有するトランジスタ構造を含み、nMOS領域に形成されるnMOSゲート電極(9、20N)の最下層の多結晶シリコン膜(2、32)の粒径は、上層のゲート電極膜(8、32b)の粒径よりも大きい。nMOSゲート電極底部での粒径増大に伴う体積膨張により、ゲート電極直下のチャネル領域(CH)に対して鉛直方向に応力を印加する。
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2007/056458 WO2008117464A1 (ja) | 2007-03-27 | 2007-03-27 | 半導体装置およびその製造方法 |
JP2009506176A JP5195747B2 (ja) | 2007-03-27 | 2007-03-27 | 半導体装置の製造方法 |
US12/567,084 US9786565B2 (en) | 2007-03-27 | 2009-09-25 | Semiconductor device and method of manufacturing the semiconductor device |
US15/692,752 US20170365528A1 (en) | 2007-03-27 | 2017-08-31 | Semiconductor device and method of manufacturing the semiconductor device |
US16/004,035 US20180294195A1 (en) | 2007-03-27 | 2018-06-08 | Semiconductor device and method of manufacturing the semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2007/056458 WO2008117464A1 (ja) | 2007-03-27 | 2007-03-27 | 半導体装置およびその製造方法 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/567,084 Continuation US9786565B2 (en) | 2007-03-27 | 2009-09-25 | Semiconductor device and method of manufacturing the semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2008117464A1 true WO2008117464A1 (ja) | 2008-10-02 |
Family
ID=39788207
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2007/056458 WO2008117464A1 (ja) | 2007-03-27 | 2007-03-27 | 半導体装置およびその製造方法 |
Country Status (3)
Country | Link |
---|---|
US (3) | US9786565B2 (ja) |
JP (1) | JP5195747B2 (ja) |
WO (1) | WO2008117464A1 (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110312144A1 (en) * | 2008-03-10 | 2011-12-22 | Texas Instruments Incorporated | Novel method to enhance channel stress in cmos processes |
WO2016110990A1 (ja) * | 2015-01-09 | 2016-07-14 | 株式会社日立製作所 | パワー半導体素子、パワーモジュール、および電力変換装置 |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8999861B1 (en) * | 2011-05-11 | 2015-04-07 | Suvolta, Inc. | Semiconductor structure with substitutional boron and method for fabrication thereof |
US9112057B1 (en) | 2012-09-18 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Semiconductor devices with dopant migration suppression and method of fabrication thereof |
US9299801B1 (en) | 2013-03-14 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Method for fabricating a transistor device with a tuned dopant profile |
KR101993321B1 (ko) * | 2013-11-11 | 2019-06-26 | 에스케이하이닉스 주식회사 | 트랜지스터, 트랜지스터의 제조 방법 및 트랜지스터를 포함하는 전자장치 |
KR102133490B1 (ko) * | 2013-11-11 | 2020-07-13 | 에스케이하이닉스 주식회사 | 트랜지스터, 트랜지스터의 제조 방법 및 트랜지스터를 포함하는 전자장치 |
KR102618607B1 (ko) * | 2016-09-06 | 2023-12-26 | 삼성전자주식회사 | 반도체 장치 및 그 제조 방법 |
CN111051257B (zh) | 2017-09-08 | 2022-12-09 | J2原料公司 | 金刚石和形成金刚石的异质外延方法 |
US10790145B2 (en) * | 2018-09-05 | 2020-09-29 | Micron Technology, Inc. | Methods of forming crystallized materials from amorphous materials |
US10707298B2 (en) | 2018-09-05 | 2020-07-07 | Micron Technology, Inc. | Methods of forming semiconductor structures |
US11018229B2 (en) | 2018-09-05 | 2021-05-25 | Micron Technology, Inc. | Methods of forming semiconductor structures |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH1197380A (ja) * | 1997-07-14 | 1999-04-09 | Lucent Technol Inc | デバイスの製造方法 |
JP2004172389A (ja) * | 2002-11-20 | 2004-06-17 | Renesas Technology Corp | 半導体装置およびその製造方法 |
JP2004356431A (ja) * | 2003-05-29 | 2004-12-16 | Matsushita Electric Ind Co Ltd | 半導体装置及びその製造方法 |
JP2005251801A (ja) * | 2004-03-01 | 2005-09-15 | Nec Electronics Corp | 半導体装置 |
JP2006253318A (ja) * | 2005-03-09 | 2006-09-21 | Fujitsu Ltd | pチャネルMOSトランジスタおよびその製造方法 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000150882A (ja) * | 1998-09-04 | 2000-05-30 | Toshiba Corp | Mis型半導体装置及びその製造方法 |
JP2001244436A (ja) * | 2000-03-01 | 2001-09-07 | Hitachi Ltd | 半導体集積回路装置およびその製造方法 |
JP2002198368A (ja) * | 2000-12-26 | 2002-07-12 | Nec Corp | 半導体装置の製造方法 |
JP4173658B2 (ja) * | 2001-11-26 | 2008-10-29 | 株式会社ルネサステクノロジ | 半導体装置及びその製造方法 |
TWI252565B (en) * | 2002-06-24 | 2006-04-01 | Hitachi Ltd | Semiconductor device and manufacturing method thereof |
US8008724B2 (en) * | 2003-10-30 | 2011-08-30 | International Business Machines Corporation | Structure and method to enhance both nFET and pFET performance using different kinds of stressed layers |
US20050253205A1 (en) * | 2004-05-17 | 2005-11-17 | Fujitsu Limited | Semiconductor device and method for fabricating the same |
JP2005340327A (ja) * | 2004-05-25 | 2005-12-08 | Renesas Technology Corp | 半導体装置及びその製造方法 |
JP4375619B2 (ja) * | 2004-05-26 | 2009-12-02 | 富士通マイクロエレクトロニクス株式会社 | 半導体装置の製造方法 |
US7462524B1 (en) * | 2005-08-16 | 2008-12-09 | Advanced Micro Devices, Inc. | Methods for fabricating a stressed MOS device |
JP2007157924A (ja) * | 2005-12-02 | 2007-06-21 | Fujitsu Ltd | 半導体装置および半導体装置の製造方法 |
US7538387B2 (en) * | 2006-12-29 | 2009-05-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stack SiGe for short channel improvement |
US8395191B2 (en) * | 2009-10-12 | 2013-03-12 | Monolithic 3D Inc. | Semiconductor device and structure |
-
2007
- 2007-03-27 WO PCT/JP2007/056458 patent/WO2008117464A1/ja active Application Filing
- 2007-03-27 JP JP2009506176A patent/JP5195747B2/ja not_active Expired - Fee Related
-
2009
- 2009-09-25 US US12/567,084 patent/US9786565B2/en not_active Expired - Fee Related
-
2017
- 2017-08-31 US US15/692,752 patent/US20170365528A1/en not_active Abandoned
-
2018
- 2018-06-08 US US16/004,035 patent/US20180294195A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH1197380A (ja) * | 1997-07-14 | 1999-04-09 | Lucent Technol Inc | デバイスの製造方法 |
JP2004172389A (ja) * | 2002-11-20 | 2004-06-17 | Renesas Technology Corp | 半導体装置およびその製造方法 |
JP2004356431A (ja) * | 2003-05-29 | 2004-12-16 | Matsushita Electric Ind Co Ltd | 半導体装置及びその製造方法 |
JP2005251801A (ja) * | 2004-03-01 | 2005-09-15 | Nec Electronics Corp | 半導体装置 |
JP2006253318A (ja) * | 2005-03-09 | 2006-09-21 | Fujitsu Ltd | pチャネルMOSトランジスタおよびその製造方法 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110312144A1 (en) * | 2008-03-10 | 2011-12-22 | Texas Instruments Incorporated | Novel method to enhance channel stress in cmos processes |
WO2016110990A1 (ja) * | 2015-01-09 | 2016-07-14 | 株式会社日立製作所 | パワー半導体素子、パワーモジュール、および電力変換装置 |
Also Published As
Publication number | Publication date |
---|---|
US20170365528A1 (en) | 2017-12-21 |
JPWO2008117464A1 (ja) | 2010-07-08 |
JP5195747B2 (ja) | 2013-05-15 |
US20100078729A1 (en) | 2010-04-01 |
US20180294195A1 (en) | 2018-10-11 |
US9786565B2 (en) | 2017-10-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2008117464A1 (ja) | 半導体装置およびその製造方法 | |
JP2009283496A5 (ja) | ||
WO2007044324A3 (en) | Structure and method for forming asymmetrical overlap capacitance in field effect transistors | |
WO2009011084A1 (ja) | 薄膜トランジスタを備えた半導体装置およびその製造方法 | |
TW200711108A (en) | Semiconductor memory device with dielectric structure and method for fabricating the same | |
TW200625633A (en) | High-mobility bulk silicon PFET | |
WO2009063588A1 (ja) | 半導体装置及びその製造方法 | |
TW200742045A (en) | Semiconductor device having a recess channel transistor | |
WO2009129391A3 (en) | Low temperature thin film transistor process, device property, and device stability improvement | |
JP2007528593A5 (ja) | ||
TW200943477A (en) | Method for manufacturing SOI substrate | |
WO2008136505A1 (ja) | 半導体デバイス及び薄膜トランジスタ、並びに、それらの製造方法 | |
WO2009051663A3 (en) | Transistor device and method | |
WO2007095061A3 (en) | Device including semiconductor nanocrystals and a layer including a doped organic material and methods | |
WO2008126729A1 (ja) | 半導体素子およびその製造方法、並びに該半導体素子を備える電子デバイス | |
WO2008051503A3 (en) | Light-emitter-based devices with lattice-mismatched semiconductor structures | |
WO2008132862A1 (ja) | 半導体装置およびその製造方法 | |
JP2009532875A5 (ja) | ||
TW200607094A (en) | Semiconductor device and method of manufacturing thereof | |
WO2011087609A3 (en) | Techniques and configurations to impart strain to integrated circuit devices | |
WO2009060934A1 (ja) | 半導体装置及びその製造方法 | |
JP2010161284A5 (ja) | ||
JP2009158853A5 (ja) | ||
WO2009063606A1 (ja) | 薄膜トランジスタ、薄膜トランジスタの作製方法、及び表示装置 | |
TW200729409A (en) | Method for fabricating semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 07739896 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2009506176 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 07739896 Country of ref document: EP Kind code of ref document: A1 |