WO2007038340A2 - Technique stroboscopique d'horodatage d'un signal numerique - Google Patents

Technique stroboscopique d'horodatage d'un signal numerique Download PDF

Info

Publication number
WO2007038340A2
WO2007038340A2 PCT/US2006/037100 US2006037100W WO2007038340A2 WO 2007038340 A2 WO2007038340 A2 WO 2007038340A2 US 2006037100 W US2006037100 W US 2006037100W WO 2007038340 A2 WO2007038340 A2 WO 2007038340A2
Authority
WO
WIPO (PCT)
Prior art keywords
time
clock
stamp
strobe
circuitry
Prior art date
Application number
PCT/US2006/037100
Other languages
English (en)
Other versions
WO2007038340A3 (fr
Inventor
Ronald A. Sartschev
Ernest P. Walker
Original Assignee
Teradyne, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/234,814 external-priority patent/US7574632B2/en
Priority claimed from US11/234,599 external-priority patent/US7573957B2/en
Priority claimed from US11/234,542 external-priority patent/US7856578B2/en
Application filed by Teradyne, Inc. filed Critical Teradyne, Inc.
Priority to KR1020087006592A priority Critical patent/KR101239743B1/ko
Priority to CN2006800350723A priority patent/CN101273559B/zh
Priority to EP06804068A priority patent/EP1927204A2/fr
Priority to JP2008532445A priority patent/JP5254795B2/ja
Publication of WO2007038340A2 publication Critical patent/WO2007038340A2/fr
Publication of WO2007038340A3 publication Critical patent/WO2007038340A3/fr

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/3193—Tester hardware, i.e. output processing circuits with comparison between actual response and known fault free response
    • G01R31/31937—Timing aspects, e.g. measuring propagation delay
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31725—Timing aspects, e.g. clock distribution, skew, propagation delay
    • G01R31/31726—Synchronization, e.g. of test, clock or strobe signals; Signals in different clock domains; Generation of Vernier signals; Comparison and adjustment of the signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
    • G11C29/56004—Pattern generation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
    • G11C29/56012—Timing aspects, clock generation, synchronisation

Definitions

  • the present invention relates generally to automatic testing of semi-conductor chips and more specifically to digital signal timing measurements.
  • ATE Automatic test equipment
  • DUT device under test
  • ATE typically determines the relative timing between applied input signals and measured output signals when evaluating the performance of a DUT. Very accurate timing of the test system clock is often required to ensure that appropriate data is collected, particularly when evaluating a DUT's response to high speed signals.
  • ATE can typically be configured to measure output at times relative to the DUT's internal clock.
  • measurements relative to the DUT's system clock can be inaccurate at high data rates and clock speeds because signal slewing and jitter significantly affect measurement results.
  • Integrated Circuits now include buses with a synchronous clock that accompanies the data. It is impractical to access a DUT's synchronous internal clock without tying up valuable test system hardware channels. It has also heretofore been problematic to use a test system clock to test data on buses having a synchronous clock because data on the bus may have very high jitter relative to the test system clock.
  • a method and apparatus which uses a test system clock to emulate the DUT clock for comparison with DUT data signals without suffering the excessive slew and jitter usually associated with use of the system clock is described in Applicant's co-pending U.S. Patent Application No. 11/234,542 entitled "STROBE TECHNIQUE FOR TEST OF DIGITAL SIGNAL TIMING" filed September 23, 2005, attorney docket 1954-US (4057/81) 077311- 0104, which is incorporated herein by reference.
  • ATE it is often desirable to acquire a precise edge time of a data signal or clock signal and associate a time-stamp therewith.
  • ATE it is often desirable to have a time-stamp to record the time a particular data signal edge, or clock signal edge is received from a DUT.
  • Embodiments of the present invention generate a time-stamp to identify and record the time of an event such as an edge received in a data signal or clock signal.
  • a set of strobe pulses is generated by routing an external clock signal such as a MOSC/8 clock to a series of delays with incrementally increasing delay values.
  • a digital signal such as a data signal or synchronous clock signal, is applied to the input to each of a set of parallel latches which are clocked by the strobe pulses. The set of parallel latches thereby captures a single shot series of samples of the data signal or clock signal.
  • An encoder converts the single shot series of samples to a word representing edge time and polarity of the sampled signal. If the signal is a data signal, the word can be stored in random access memory. If the signal is a clock signal, the word can be routed to a clock bus and used to address the random access memory. The difference between clock edge time and data edge time can be determined and compared against expected values.
  • a counter which also receives the external clock signal can be used to identify which clock cycle is currently input to the sampler.
  • the encoded edge time of the data signal or clock signal that is output from the encoder can be input to time-stamp circuitry along with output from the counter.
  • the time-stamp circuitry combines the counter output with the encoded edge time to output a precise time of the current clock edge. Time-stamp logic can be added to latch the precise time information, or to route it to memory.
  • the present invention provides a method for generating a time-stamp for a digital signal by providing a strobe triggered by time-stamp clock, applying the strobe to digital signal of a device, storing the state of the digital signal at the time of each strobe pulse of the strobe and combining a time-stamp clock count with the time of at least one of the strobe pulses.
  • the strobe includes a plurality of uniformly spaced strobe pulses having a frequency greater than or equal to a frequency of the digital signal.
  • the digital signal can be a data signal or a clock signal, for example.
  • a particular embodiment of the invention reads the stored state of the digital signal at the time corresponding to a strobe pulse of the strobe at which the state change of the clock signal occurs.
  • the delay between a state change of the data signal and a state change of the clock signal can be determined by counting strobe pulses therebetween.
  • the strobe can be generated by applying the time-stamp clock to delay circuitry including a plurality of delay elements and providing a connection between each of the delay elements to receive a plurality of sequentially delayed copies of pulses in the time-stamp clock signal.
  • the plurality of delay elements are arranged in series.
  • the delay circuitry can be controlled by a delay locked loop and wherein the delay elements include controllable summing elements are tunable to correct delay line errors.
  • the strobe can be applied to the digital signals of the device under test by applying each pulse of the strobe as a latch-clock signal to a corresponding latch of a plurality of latches, applying the digital signal of the device under test to the input of each of the latches and receiving the state of the digital signal of the device under test as output of each of the latches.
  • Storing of the data signals can be performed by receiving strobed samples of the digital signal of the device under test in parallel as a series of samples and encoding the strobed samples as a digital word to identify the time of a state change in the digital signal.
  • the digital word can be added to the clock count to generate the time-stamp.
  • the digital words thus produced can be de-multiplexed to reduce the data transfer rate of the word.
  • the time-stamp can then be output in association with a transition event in the data or clock signal of the device under test.
  • the present invention provides an apparatus for generating a time stamp for a digital signal.
  • the illustrative apparatus includes a time-stamp clock which provides input to sampling circuitry.
  • the sampling circuitry includes a plurality of increasing strobe delays of the time-stamp clock each triggering a latch which samples a digital signal of a device under test.
  • An encoder is disposed in communication with the sampling circuitry. The encoder transforms the sampled digital signals to edge time data in a binary word.
  • a counter is disposed in communication with the time-stamp clock and outputs a count of the time-stamp clock to time-stamp circuitry.
  • the time-stamp circuitry combines the count with the binary word to generate a time-stamp of an edge/event in the digital signal.
  • time-stamp logic circuitry is disposed in communication with the time-stamp circuitry. The time-stamp logic circuitry is adapted for outputting the time-stamp of the edge/event.
  • FIG. l is a functional block diagram of a method for testing data signals or clock signals of a device under test using particular elements of illustrative embodiments of the present invention
  • FIG. 2 is a schematic timing diagram showing the application of a strobe to data signals and clock signals according to an illustrative embodiments of the present invention
  • FIG. 3 is a schematic diagram of multi-strobe sampler used in the several illustrative embodiments of the present invention.
  • FIG. 4 is a schematic diagram of an apparatus for testing data signals or clock signals of a device under test using particular elements of illustrative embodiments of the present invention
  • FIG. 5 is a functional block diagram of a method for providing a time-stamp to an edge/event in a data or clock signal according to an illustrative embodiment of the present invention.
  • FIG. 6 is a schematic diagram of an apparatus for providing a time-stamp to an edge/event in a data or clock signal according to an illustrative embodiment of the present invention.
  • a sampling step 10 data signals and clock signals of a device under test (DUT) are sampled to acquire binary values of their state at a high rate using a strobe.
  • the sampled data is thus acquired as a single-shot series of samples of the signal under test.
  • multiple iterations of the sampling step 10 can be performed, for example on multiple channels or over time in multiple iterations of the inventive time stamping method, such that a plurality of "single- shot” series can be acquired in various embodiments of the present invention.
  • an edge time and edge polarity of the data signal and/or clock signal of the device under test is detected.
  • the detected edge time and polarity is encoded in a binary word.
  • the encoded edge time is represented as the five least significant bits of a 6 - bit word and the polarity is represented as the most significant bit.
  • the encoded 6 - bit words are generated at about 2 gigabytes per second.
  • the encoded words may be de-multiplexed to provide 48 - bit words at only 250 megabytes per second.
  • the 48 - bit words represent eight 5 - bit edge times and the corresponding eight 1 - bit edge polarities.
  • a selector step 14 it is determined whether the encoded data represents the edge time and polarity of a sampled data signal or the edge time and polarity of sampled clock signal. If the encoded data represents the edge time and polarity of a sampled data signal, a storage step 16 is performed in which the encoded data is stored in random access memory. In the illustrative method a 96 by 40 random access memory is used to store the encoded data.
  • the encoded data represents the edge time and polarity of a sampled synchronous clock signal, then only encoded data having one polarity is selected and used as a clock edge time.
  • the encoded clock edge time is routed to a clock bus.
  • the clock edge data can be routed to a plurality of channels and used in one or more chips.
  • the clock data is used as a pointer to the random access memory address of corresponding encoded data signal edge time.
  • the data edge time found in memory at the clock address is compared to an expected value to determine whether the represented data signal edge time is within pre-specified limits of the represented clock edge time. A pass/fail indication can thereby be automatically generated.
  • FIG. 2 is a schematic timing diagram showing an example of the relative timing of a data signal 24 edge and a clock signal 26 of a device under test.
  • the data signal 24 in a device under test is shown as a voltage/logic level that changes state at edge 28.
  • the clock signal 26 changes state at edge 30.
  • the strobes 32, 34 provide pulses which each trigger a sampling of the state of the data signal under test.
  • the sampling thereby results in a series of bits 36, 38 indicating the state of the data or clock signal under test at closely spaced time intervals.
  • a change of state 40 in the series of bits 38 representing the clock signal can be used as a timing reference for comparison against the state 42 of the data signal in the series of bits 36 representing the data signal.
  • the series of bits 36 and 38 are further encoded before a comparison is made therebetween as described herein with reference to FIG. 1 and FIG. 4.
  • FIG. 3 A sampling apparatus for acquiring strobed samples of a data or clock signal under test is shown in FIG. 3.
  • An initiator signal such as a single strobe pulse is generated by a conventional edge generator, and applied to a delay line input 44.
  • a series of delay elements output incrementally delayed copies 48 of the initiator signal.
  • the incrementally delayed copies 48 of the initiator signal are directed through summing circuitry 50 as known in the art to interpolate between the delay elements and thereby provide additional more closely spaced copies 52 of the initiator signal.
  • the summing circuitry 50 includes summing elements 52 which each comprise a Gilbert cell based on a fine vernier with 8 settings (i.e., 3 - bit control). The settings can be tuned to correct delay line errors.
  • Speed control currents for the delay line elements 46 are provided by a delay locked loop 56.
  • Each of the delayed copies of the input strobe pulse are provided to the clock input of a corresponding D-latch 58.
  • the data signal or synchronous clock signal under test 60 is routed to the input to each of the D- latches.
  • the data stored in the D-latches represents a, binary snap shot of the states of the data signal, or clock signal under test.
  • a set of 31 D- latches is used to capture a 31 - bit wide strobed representation of the signal under test.
  • FIG. 4 An apparatus for using a strobed representation of the synchronous clock to test data signals in a DUT according to an illustrative embodiment of the present invention is described with reference to FIG 4.
  • a signal under test 59 and a strobe 61 are applied to a sampling circuit 62.
  • the sampling circuit 62 is the sampling apparatus described in detail with respect to FIG. 3.
  • An encoder circuit 64 in communication with the sampling circuit 62 accepts the strobed representation of the signal under test from the sampling circuit 62 and converts it to a data word representing an edge time and an edge polarity, (i.e., high to low or low to high) of the signal under test 59.
  • the encoder converts a 31 - bit binary snap shot of the edge transition to a 6 - bit word. The most significant bit is used to represent the edge polarity and the remaining 5 - bits are used to represent the edge time of the signal under test.
  • the 6 - bit words are output from the encoder at about 2 gigabytes per second.
  • a de-multiplexer 66 in communication with the encoder 64 is used to convert the data into 48 - bit words at a data rate of 250 megabytes per second.
  • the 48 - bit words include eight 5 - bit data words representing edge times and their corresponding eight single polarity bits.
  • demultiplexing may not be necessary in all cases and that various other bit rates and/or demultiplexing details can be chosen within the scope of the present disclosure.
  • Router circuitry 70 is used to route signals that represent the synchronous clock of the DUT onto a tester clock bus 72.
  • the routing circuitry 70 also selects only clock edge times with one polarity to represent a system clock, i.e. selects edge times representing a clock set (up polarity) and disregards of the clock reset (down polarity).
  • the clock edge times thereby routed to a tester bus 72 can be used on a plurality of channels.
  • the words output from the de-multiplexer 66 that represent data signals of a DUT are not selected as clock signals and are stored directly in random access memory 68.
  • the data is stored in 96 x 40 random access memory. Persons having ordinary skill in the art should appreciate that numerous other random access memory configuration can be used within the scope of the present disclosure.
  • the clock edge times on the tester bus 72 are used as pointers to address the data stored in random access memory 68.
  • Routing circuitry 74 selects which clock on the bus to use as a pointer and routes that clock edge time to comparison circuit 76.
  • Comparison circuit 76 provides the clock edge time as an address to random access memory 68 and reads the data edge time stored at that address. The data read from random access memory is compared with the clock edge time to determine the difference therebetween.
  • Comparison circuitry 78 compares expected values 77 of the difference between a data edge and synchronous clock edge with the difference found by comparison circuit 76. The comparison circuitry 78 outputs pass or fail signals for each comparison according to whether the difference from expectations is within specified limits.
  • the various embodiments of the invention described herein may provide a means for representing a signal under test in terms of its precise edge times and polarity of transition at the corresponding edge times.
  • the edge times and polarities thus represented are stored for comparison with a timing signal such as the synchronous clock of a device under test.
  • the timing signal is also represented in terms of its precise edge times.
  • This representation of the timing signal edge time can be provided to a clock bus for use throughout a test system, for example, to compare with a corresponding data signal edge time in random access memory. The result of such a comparison can be checked against an expected value to determine whether a device under test is in compliance with test specifications.
  • An illustrative method of performing a time-stamp operation can be achieved by adding a small number of steps to the method for testing and evaluating synchronously clocked data without directly comparing the synchronous clock signals to the data signals under test that was described hereinbefore with reference to FIG. 1.
  • the illustrative method for performing a time-stamp operation is described generally with reference to FIG. 5.
  • time-stamp initiation step 9 it is determined whether to implement a time-stamp or to bypass the time-stamp and perform a multi-strobe method of signal analysis as described in FIG. 1. It should be understood that an alternative method according to the present invention can permanently invoke the time-stamp system without an option to bypass it.
  • a sampling step 11 is performed in which a clock, hereinafter referred to as a time-stamp clock, initiates an input strobe.
  • a clock hereinafter referred to as a time-stamp clock
  • the time-stamp clock could be a system master oscillator clock divided by 8 (MOSC/8 clock).
  • a sampling step 10 is performed in which an edge generator initiates an input strobe.
  • data signals and clock signals of a device under test (DUT) are sampled to acquire binary values of their state at a high rate using a strobe. The sampled data is thus acquired as a single-shot series of samples of the sampled signal.
  • An encoding step 12, a selector step 14, a storage step 16 and a clock selection step 18 are performed as described hereinbefore with reference to FIG. 1. If the time-stamp is selected at step 9, or permanently configured, a time-stamp calculation step 19 is performed in which the edge time is added to a clock cycle counter to obtain a time-stamp. The clock cycle counter determines the cycle count of the clock which initiated the input strobe at sampling step 11.
  • An illustrative apparatus for generating a time-stamp is described by adding elements to the apparatus of FIG. 4 for using a strobed representation of the synchronous clock to test data signals in a DUT.
  • the illustrative apparatus for generating a time-stamp is described generally with reference to FIG. 6.
  • a digital signal 59 from a DUT is applied to a sampling circuit 62.
  • a router 84 is used to select a second input to the sampling circuit 62. If a time-stamp is to be implemented, the router 84 causes a clock signal, such as a signal generated by an MOSC/8 clock 82, to be directed as the second input to the sampling circuit 62. If a time-stamp implementation is not selected, the router 84 causes a signal from an edge generator 61 to be applied as the second input to sampling circuit 62.
  • the sampling circuit 62 is the sampling apparatus described in detail with respect to FIG. 3.
  • An encoder circuit 64, a demultiplexer 66, router circuitry 70, a tester clock bus 72, random access memory 68, router circuitry 74, comparison circuitry 76, and comparison circuitry 78 which operates on expected values 77 to output a pass/fail signal 80 are configured and operate as described hereinbefore with reference to FIG. 3.
  • router circuitry 86 directs words representing a clock edge time or data edge time from the de-multiplexer 66 to time-stamp circuitry 90.
  • a counter 88 in communication with the sampler initiation clock 82 counts the cycles of the time-stamped clock.
  • the counter 88 provides information to the time-stamp circuitry 90 which can be combined with the words representing edge times to form a time-stamp.
  • the time-stamp circuitry 90 adds the counter output to the encoded edge time to form the time-stamp.
  • the time-stamp can be communicated to time-stamp logic circuitry 92 to be output or stored, for example.
  • the various embodiments of the present invention provide a means for generating a precise time-stamp of a signal under test by adding a small number of elements to the multi-strobe apparatus described hereinbefore.
  • the time-stamp can be used to complement multi-strobe test methods or can stand alone and perform only time-stamp operations.
  • illustrative embodiments of the present invention is described herein generally in terms of multi-strobe test apparatus which can be switched into time-stamp mode by use of routers, persons skilled in the art should appreciate that the present invention can also be configured as a dedicated time-stamp.
  • a dedicated time-stamp embodiment for example, input to the sampling circuit (62 in FIG. 6) would always be provided by clock 82.
  • edge generator 61 and router circuitry 84 could be omitted.
  • Router circuitry 86 can also be omitted in dedicated time-stamp embodiments because the connection between the de-multiplexer 66 and time-stamp circuitry 90 can, in these embodiments, be hardwired.
  • strobe pulses can include application of a threshold voltage in a cycle of various wave forms such as square wave signals, sine waves signals, triangular waves, impulses and the like to trigger a corresponding latch.
  • a threshold voltage in a cycle of various wave forms such as square wave signals, sine waves signals, triangular waves, impulses and the like to trigger a corresponding latch.
  • a leading edge of a rectangular wave pulse can be used as a strobe pulse in illustrative embodiments of the invention.

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Manipulation Of Pulses (AREA)

Abstract

L'invention concerne un système et un appareil qui génère un horodateur pour identifier et enregistrer l'heure d'un événement, par exemple une limite reçue dans un signal de données ou un signal d'horloge. Un ensemble d'impulsions stroboscopiques peut être créé par acheminement d'un signal d'horloge externe pour des éléments de retard avec des valeurs de retard augmentant progressivement. Un signal de données ou un dispositif en signal d'horloge d'essai peut être appliqué à l'entrée de chaque verrou d'un ensemble de verrous synchronisés par les impulsions stroboscopiques. L'ensemble de verrous peut ainsi capturer une série d'échantillons du signal de données ou du signal d'horloge. La série d'échantillons peut être codée en tant que temps limite dans un cycle d'horloge. Un compteur de cycle d'horloge peut être ajouté au temps limite pour générer l'horodateur.
PCT/US2006/037100 2005-09-23 2006-09-22 Technique stroboscopique d'horodatage d'un signal numerique WO2007038340A2 (fr)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR1020087006592A KR101239743B1 (ko) 2005-09-23 2006-09-22 디지털 신호를 타임 스탬핑하기 위한 스트로브 기술
CN2006800350723A CN101273559B (zh) 2005-09-23 2006-09-22 用于对数字信号进行时间标记的选通技术
EP06804068A EP1927204A2 (fr) 2005-09-23 2006-09-22 Technique stroboscopique d'horodatage d'un signal numerique
JP2008532445A JP5254795B2 (ja) 2005-09-23 2006-09-22 デジタル信号にタイムスタンプを付与するためのストローブ技法

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US11/234,814 2005-09-23
US11/234,599 2005-09-23
US11/234,814 US7574632B2 (en) 2005-09-23 2005-09-23 Strobe technique for time stamping a digital signal
US11/234,599 US7573957B2 (en) 2005-09-23 2005-09-23 Strobe technique for recovering a clock in a digital signal
US11/234,542 2005-09-23
US11/234,542 US7856578B2 (en) 2005-09-23 2005-09-23 Strobe technique for test of digital signal timing

Publications (2)

Publication Number Publication Date
WO2007038340A2 true WO2007038340A2 (fr) 2007-04-05
WO2007038340A3 WO2007038340A3 (fr) 2007-11-22

Family

ID=37900290

Family Applications (3)

Application Number Title Priority Date Filing Date
PCT/US2006/036912 WO2007038233A2 (fr) 2005-09-23 2006-09-22 Technique stroboscopique d'essai de synchronisation de signaux numeriques
PCT/US2006/037100 WO2007038340A2 (fr) 2005-09-23 2006-09-22 Technique stroboscopique d'horodatage d'un signal numerique
PCT/US2006/037099 WO2007038339A2 (fr) 2005-09-23 2006-09-22 Technique stroboscopique pour recuperer une horloge dans un signal numerique

Family Applications Before (1)

Application Number Title Priority Date Filing Date
PCT/US2006/036912 WO2007038233A2 (fr) 2005-09-23 2006-09-22 Technique stroboscopique d'essai de synchronisation de signaux numeriques

Family Applications After (1)

Application Number Title Priority Date Filing Date
PCT/US2006/037099 WO2007038339A2 (fr) 2005-09-23 2006-09-22 Technique stroboscopique pour recuperer une horloge dans un signal numerique

Country Status (4)

Country Link
EP (3) EP1927204A2 (fr)
JP (3) JP5254795B2 (fr)
KR (3) KR101237878B1 (fr)
WO (3) WO2007038233A2 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10733345B1 (en) * 2018-08-23 2020-08-04 Cadence Design Systems, Inc. Method and system for generating a validation test

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7856578B2 (en) 2005-09-23 2010-12-21 Teradyne, Inc. Strobe technique for test of digital signal timing
US7574632B2 (en) 2005-09-23 2009-08-11 Teradyne, Inc. Strobe technique for time stamping a digital signal
US7573957B2 (en) 2005-09-23 2009-08-11 Teradyne, Inc. Strobe technique for recovering a clock in a digital signal
WO2010125610A1 (fr) * 2009-04-30 2010-11-04 株式会社アドバンテスト Appareil de génération d'horloge, appareil de test et procédé de génération d'horloge
CN102415045A (zh) * 2009-05-11 2012-04-11 爱德万测试株式会社 接收装置、测试装置、接收方法及测试方法
US8554514B2 (en) 2009-09-18 2013-10-08 Advantest Corporation Test apparatus and test method
JPWO2011033589A1 (ja) * 2009-09-18 2013-02-07 株式会社アドバンテスト 試験装置および試験方法
US9906355B2 (en) * 2013-01-09 2018-02-27 Nxp Usa, Inc. On-die signal measurement circuit and method
US9279857B2 (en) 2013-11-19 2016-03-08 Teradyne, Inc. Automated test system with edge steering
KR101738005B1 (ko) 2016-06-10 2017-05-19 (주)제이케이아이 논리 분석기

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6173207B1 (en) * 1997-09-22 2001-01-09 Agilent Technologies, Inc. Real-time control system with non-deterministic communication
US6204710B1 (en) * 1998-06-22 2001-03-20 Xilinx, Inc. Precision trim circuit for delay lines

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3997740A (en) * 1975-05-30 1976-12-14 Bell Telephone Laboratories, Incorporated Pulse train analyzer
US4989202A (en) * 1988-10-14 1991-01-29 Harris Corporation ISDN testing device and method
US5084669A (en) * 1990-03-08 1992-01-28 Telefonaktiebolaget L M Ericsson Direct phase digitization
US5499190A (en) * 1992-01-16 1996-03-12 Hamamatsu Photonics K.K. System for measuring timing relationship between two signals
JP2682334B2 (ja) * 1992-05-29 1997-11-26 日本電気株式会社 画像信号の符号化伝送方法
US5446650A (en) * 1993-10-12 1995-08-29 Tektronix, Inc. Logic signal extraction
US5526286A (en) * 1994-02-16 1996-06-11 Tektronix, Inc. Oversampled logic analyzer
US6285722B1 (en) * 1997-12-05 2001-09-04 Telcordia Technologies, Inc. Method and apparatus for variable bit rate clock recovery
US6198700B1 (en) * 1999-06-04 2001-03-06 Level One Communications, Inc. Method and apparatus for retiming test signals
JP4495308B2 (ja) * 2000-06-14 2010-07-07 株式会社アドバンテスト 半導体デバイス試験方法・半導体デバイス試験装置
JP2002196053A (ja) * 2000-12-25 2002-07-10 Ando Electric Co Ltd Ｉｃ測定装置
US7233164B2 (en) * 2003-12-17 2007-06-19 Rambus Inc. Offset cancellation in a multi-level signaling system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6173207B1 (en) * 1997-09-22 2001-01-09 Agilent Technologies, Inc. Real-time control system with non-deterministic communication
US6204710B1 (en) * 1998-06-22 2001-03-20 Xilinx, Inc. Precision trim circuit for delay lines

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10733345B1 (en) * 2018-08-23 2020-08-04 Cadence Design Systems, Inc. Method and system for generating a validation test

Also Published As

Publication number Publication date
EP1927210A2 (fr) 2008-06-04
JP4907663B2 (ja) 2012-04-04
JP5254795B2 (ja) 2013-08-07
KR101237878B1 (ko) 2013-02-27
WO2007038233A3 (fr) 2008-10-30
KR20080045714A (ko) 2008-05-23
KR20080048487A (ko) 2008-06-02
KR101236769B1 (ko) 2013-02-25
KR101239743B1 (ko) 2013-03-06
JP2009510403A (ja) 2009-03-12
WO2007038340A3 (fr) 2007-11-22
EP1927204A2 (fr) 2008-06-04
KR20080047403A (ko) 2008-05-28
JP2009510842A (ja) 2009-03-12
WO2007038339A3 (fr) 2007-12-06
WO2007038233A2 (fr) 2007-04-05
WO2007038339A2 (fr) 2007-04-05
EP1927203A2 (fr) 2008-06-04
JP5254794B2 (ja) 2013-08-07
JP2009509174A (ja) 2009-03-05

Similar Documents

Publication Publication Date Title
US7574632B2 (en) Strobe technique for time stamping a digital signal
US7856578B2 (en) Strobe technique for test of digital signal timing
WO2007038340A2 (fr) Technique stroboscopique d'horodatage d'un signal numerique
US7573957B2 (en) Strobe technique for recovering a clock in a digital signal
KR100997086B1 (ko) 지터측정장치 및 시험장치
KR101243627B1 (ko) 위상 변이된 주기파형을 사용한 타임 측정
US7474974B2 (en) Embedded time domain analyzer for high speed circuits
KR100269704B1 (ko) 지연 소자 시험 장치 및 시험 기능을 갖는 집적 회로
JP3625400B2 (ja) 可変遅延素子のテスト回路
CN100422756C (zh) 半导体试验装置
JP4628096B2 (ja) 半導体試験装置
KR20050007347A (ko) 반도체 시험 장치
US7143323B2 (en) High speed capture and averaging of serial data by asynchronous periodic sampling
EP1148340A2 (fr) Circuit digital d'auto-test incorporé pour des boucles à verrouillage de phase
TW200826476A (en) Phase difference detecting apparatus and method thereof
US20210018536A1 (en) Measurement device and measurement method with advanced trigger

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200680035072.3

Country of ref document: CN

DPE2 Request for preliminary examination filed before expiration of 19th month from priority date (pct application filed from 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 778/KOLNP/2008

Country of ref document: IN

WWE Wipo information: entry into national phase

Ref document number: 2006804068

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020087006592

Country of ref document: KR

ENP Entry into the national phase

Ref document number: 2008532445

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE