EP1927203A2 - Technique stroboscopique d'essai de synchronisation de signaux numeriques - Google Patents

Technique stroboscopique d'essai de synchronisation de signaux numeriques

Info

Publication number
EP1927203A2
EP1927203A2 EP06804013A EP06804013A EP1927203A2 EP 1927203 A2 EP1927203 A2 EP 1927203A2 EP 06804013 A EP06804013 A EP 06804013A EP 06804013 A EP06804013 A EP 06804013A EP 1927203 A2 EP1927203 A2 EP 1927203A2
Authority
EP
European Patent Office
Prior art keywords
data
strobe
clock
signal
clock signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP06804013A
Other languages
German (de)
English (en)
Inventor
Ronald A. Sartschev
Ernest P. Walker
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Teradyne Inc
Original Assignee
Teradyne Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/234,599 external-priority patent/US7573957B2/en
Priority claimed from US11/234,814 external-priority patent/US7574632B2/en
Priority claimed from US11/234,542 external-priority patent/US7856578B2/en
Application filed by Teradyne Inc filed Critical Teradyne Inc
Publication of EP1927203A2 publication Critical patent/EP1927203A2/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/3193—Tester hardware, i.e. output processing circuits with comparison between actual response and known fault free response
    • G01R31/31937—Timing aspects, e.g. measuring propagation delay
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31725—Timing aspects, e.g. clock distribution, skew, propagation delay
    • G01R31/31726—Synchronization, e.g. of test, clock or strobe signals; Signals in different clock domains; Generation of Vernier signals; Comparison and adjustment of the signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
    • G11C29/56004—Pattern generation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
    • G11C29/56012—Timing aspects, clock generation, synchronisation

Definitions

  • the present invention relates generally to automatic testing of semi-conductor chips and more specifically to clocking of automatic test equipment.
  • ATE Automatic test equipment
  • DUT device under test
  • ATE typically determines the relative timing between applied input signals and measured output signals when evaluating the performance of a DUT. Very accurate timing of the test system clock is often required to ensure that appropriate data is collected, particularly when evaluating a DUT's response to high speed signals.
  • ATE can typically be configured to measure output at times relative to the DUT's internal clock.
  • measurements relative to the DUT's system clock can be inaccurate at high data rates and clock speeds because signal slewing and jitter significantly affect measurement results.
  • Embodiments of the present invention can allow a test system to test the timing of a synchronous bus using test system clocking to emulate the synchronous clock of the device under test.
  • a set of closely spaced strobe pulses is generated by routing an edge generator to a series of delays with incrementally increasing delay values.
  • a data signal or clock signal is applied to the input of each of a set of parallel latches which are clocked by the closely spaced strobe pulses.
  • the set of parallel latches thereby capture a single shot series of closely spaced samples of the data signal or clock signal.
  • An encoder converts the single shot series of samples to a word representing edge time and polarity of the sampled signal. If the sampled signal is a data signal, the word is stored in RAM. If the sampled signal is a clock signal, the word is routed to a clock bus and used to address the RAM. The difference between clock edge time and data edge time is provided and can be compared against expected values.
  • the present invention provides a method for testing timing of a synchronous bus by applying a strobe to data signals of a device under test.
  • the strobe includes a plurality of pulses.
  • the state of the data signals at the time of each strobe pulse of the strobe is stored.
  • the strobe is also applied to a clock signal of the device under test.
  • the stored states of the data signals are compared with the states of the clock signal at the time of each strobe pulse, hi the illustrative embodiment, the strobe pulses are uniformly and equally spaced.
  • a particular embodiment of the invention reads the stored state of the data signal at the time corresponding to a strobe pulse at which a state change of the clock signal occurs.
  • the delay between a state change of the data signal and a state change of the clock signal can be determined by counting strobe pulses therebetween.
  • a strobe can be generated by generating a first pulse using a conventional edge generator, applying the first pulse to delay circuitry including a plurality of delay elements and providing a connection between each of the delay elements to receive a sequentially delayed copy of the first pulse.
  • the delay circuitry can be controlled by a delay locked loop wherein the delay elements include controllable summing elements being tunable to correct delay line errors.
  • the strobes can be applied to the data or clock signals by applying each of the strobe pulses as a latch-clock signal to a corresponding latch of a plurality of latches.
  • the data or clock signal is applied to the input of each of the latches and the state of the data or clock signal is received as output of each of the latches.
  • Storing of the data signals can be performed by receiving strobed samples of the states of the data signal in parallel as a series of samples and encoding the strobed samples as a digital word to identify time and polarity of a state change.
  • the encoding step results in a 6 - bit word of which five bits identify the time of the state change and one bit identifies the polarity of the state change.
  • the transmission of digital words is performed by demultiplexing the digital words to reduce data transfer rate of the words. For example, in a particular embodiment transmission of 6 - bit words at 2 gigabytes per second is demultiplexed by 1/8 to transmit 48 - bit words at 250 megabytes per second. The 48 - bit words represent eight 5 - bit words representing edge times and their corresponding eight polarity bits. The de-multiplexed words are then stored in random access memory at the reduced transfer rate. In the illustrative embodiment, the words representing the edge time and polarity of sampled data signals are stored in a 95 x 40 random access memory.
  • the stored states or edge times of data signals are compared with the edge times of the sampled clocks by selecting the de-multiplexed words identifying edge times of the clock signal having a set polarity bit and using the selected word as a pointer to the random access memory wherein the data edge time and polarity are stored.
  • the selected word can be distributed to a plurality of channels over a bus wherein the selected word is used as a pointer to random access memory on a recipient channel.
  • the data in random access addressed by the selected word is compared with expected data and a pass or fail indication is provided as a result of the comparison.
  • the data in random access memory addressed by the selected word can be pipelined as known in the art to correct for system path delays, by passing the edge times of the data signal through sequential storage locations a predetermined number of times to pass time needed for edge times of the clock signal to reach the random access memory.
  • the timing of a data signal can be tested by applying a first strobe initiator pulse to a first plurality of delay elements to generate a plurality of delayed copies of the first strobe initiator pulse.
  • a data signal is applied to the input of each of a first plurality of latches.
  • Each of the plurality of delayed copies of the first strobe initiator pulse are applied as a latch-clock signal to a corresponding latch of the first plurality of latches.
  • a plurality of samples of the data signal is thereby acquired.
  • the plurality of samples of the data signal are encoded to form a first digital word which identifies a time and polarity of a state change in the data signal.
  • the first digital word is stored in random access memory.
  • a second strobe initiator pulse is applied to a second plurality of delay elements to generate a plurality of delayed copies of the second strobe initiator pulse.
  • a clock signal is applied to the input of each of a second plurality of latches.
  • Each of the plurality of delayed copies of the second strobe initiator pulse are applied as a latch-clock signal to a corresponding latch of the second plurality of latches.
  • a plurality of samples of the clock signal is thereby acquired.
  • the plurality of samples of the clock signal are encoded to form a second digital word which identifies a time and polarity of a state change in the clock signal.
  • the delay between a state change of the data signal and a state change of the clock signal is determined by comparing the second digital word with the first digital word stored in random access memory.
  • the second digital signal can be provided for use in testing the timing of a plurality of channels by routing the second digital word onto a clock bus.
  • the apparatus includes a sampler with a plurality of closely spaced increasing strobe delays. Each delayed pulse triggers a latch which samples a data signal or a synchronous clock signal.
  • An encoder in communication with the sampler transforms the sampled data and clock signals to edge time and polarity data in a binary word. If the samples are data signal samples, rather than synchronous clock samples, memory in communication with the encoder stores the binary word. If the samples are synchronous clock samples, routing circuitry in communication with the encoder selects the binary word having a set polarity and routes the binary word to a clock bus for use on a plurality of channels.
  • Random access memory address lines in communication with the clock bus are configured to select clock time data on the bus and use it to address data edge times and polarity stored in the random access memory.
  • First compare circuitry is placed in communication with the RAM for comparing the clock time data to the data stored in the random access memory.
  • Second compare circuitry is placed in communication with the first compare circuitry to compare expected values of the data at specific clock times with actual values represented by data in the random access memory.
  • de- multiplexing circuitry in communication with the encoder is adapted to reduce the rate of data transfer into the random access memory.
  • FIG. 1 is a functional block diagram of a method for testing synchronous clock buses according to an illustrative embodiment of the present invention
  • FIG. 2 is a schematic timing diagram showing the application of a closely spaced strobe to data signals and synchronous clock signals according to an illustrative embodiment of the present invention
  • FIG. 3 is a schematic diagram of multi-strobe sampler according to an illustrative embodiment of the present invention.
  • FIG. 4 is a schematic diagram of an apparatus for testing synchronous clock buses according to an illustrative embodiment of the present invention.
  • a sampling step 10 data signals and clock signals of a device under test (DUT) are sampled to acquire binary values of their states at a high rate using a closely spaced strobe. These binary values are latched by a set of latches, each of which is triggered by a corresponding one of the closely spaced strobe pulses. The sampled data is thus acquired latched as a single-shot series of closely spaced samples of the data signal or clock signal under test. It should be understood that various embodiments of the invention may have multiple single-shot series.
  • an edge time and edge polarity of a data signal or clock signal are detected.
  • the detected edge time and polarity are encoded in a binary word.
  • the encoded edge time is represented as the five least significant bits of a 6 - bit word and the polarity is represented as the most significant bit.
  • the encoded 6 - bit words are generated at about 2 gigabytes per second.
  • the encoded words may be de-multiplexed to provide 48 - bit words at only 250 megabytes per second.
  • the 48 - bit words represent eight 5 - bit edge times and the corresponding eight 1 - bit edge polarities.
  • a selector step 14 it is determined whether the encoded data represents the edge time and polarity of a sampled data signal or the edge time and polarity of sampled clock signal. This determination can be performed, for example, by predetermination of the channels upon which clock signals and data signals are transmitted, or by applying a separate signal to switching circuitry which indicates whether the present input is a clock or data signal. If the encoded data represents the edge time and polarity of a sampled data signal, a storage step 16 is performed in which the encoded data is stored in random access memory. In the illustrative embodiment a 96 x 40 random access memory is used to store the encoded data. Persons skilled in the art should appreciate that switching circuitry can easily be configured in various ways to so direct the encoded data.
  • the encoded data represents the edge time and polarity of a sampled synchronous clock signal, then only encoded data having one polarity is selected and used as a clock edge time, hi a clock selection step 18, the encoded clock edge time is routed to a clock bus.
  • the clock edge data can be routed to a plurality of channels and used in one or more chips.
  • the clock data is used as a pointer to the random access memory address of corresponding encoded data signal edge time.
  • a comparison step 22 the data edge time found in memory at the clock address is compared to an expected value to determine whether the represented data signal edge time is within pre-specified limits of the represented clock edge time. A pass/fail indication can thereby be automatically generated.
  • the data in random access memory addressed by the clock data can be pipelined as known in the art to correct for system path delays, by passing the edge times of the data signal through sequential storage locations a predetermined number of times to pass time needed for edge times of the clock signal to reach the random access memory.
  • FIG. 2 is a schematic timing diagram showing an example of the relative timing of a data signal 24 and a clock signal 26 of a device under test.
  • the data signal 24 in a device under test is shown as a voltage/logic level that changes state at edge 28.
  • the clock signal 26 changes state at edge 30.
  • the strobes 32, 34 provide closely spaced pulses which each trigger a sampling of the state of the data signal under test.
  • the sampling thereby results in a series of bits 36, 38 indicating the state of the data or clock signal under test at closely spaced time intervals.
  • a change of state 40 in the series of bits 38 representing the clock signal can be used as a timing reference for comparison against the state 42 of the data signal in the series of bits 36 representing the data signal.
  • the series of bits 36 and 38 are further encoded before a comparison is made therebetween as described herein with reference to FIG. 1 and FIG. 4.
  • a sampling circuit 62 for acquiring strobed samples of a data or clock signal under test is shown in FIG. 3.
  • a strobe initiator signal such as a single strobe pulse is generated by a conventional edge generator and applied to a delay line input 44.
  • a series of delay elements output incrementally delayed copies 48 of the strobe initiator signal, hi the illustrative embodiment, the incrementally delayed copies 48 of the strobe initiator signal are directed through summing circuitry 50 as known in the art to interpolate between the delay elements and thereby provide more closely spaced copies 52 of the strobe initiator signal.
  • the summing circuitry 50 includes summing elements 54 which each comprise a Gilbert cell based on a fine vernier with 8 settings (i.e., 3 - bit control). The settings can be tuned to correct delay line errors.
  • Speed control currents for the delay line elements 46 are provided by a delay locked loop 56.
  • Each of the closely spaced delayed copies of the strobe initiator signal are provided to the clock input of a corresponding D-latch 58.
  • the data signal or synchronous clock signal under test 60 is routed to the input to each of the D-latches.
  • the data stored in the D-latches represents a binary snap shot of the states of the data signal, or clock signal under test.
  • a set of 31 D-latches is used to capture a 31 - bit wide, strobed representation of the signal under test.
  • a signal under test 59 and a strobe 61 are applied to a sampling circuit 62.
  • the sampling circuit 62 is the sampling apparatus described in detail with respect to FIG. 3.
  • An encoder circuit 64 in communication with the sampling circuit 62 accepts the closely spaced strobed representation of the signal under test from the sampling circuit 62 and converts it to a data word representing an edge time and an edge polarity, (i.e., high to low or low to high). In the illustrative embodiment, the encoder converts a 31 - bit binary snap shot of the edge transition to a 6 - bit word.
  • the most significant bit is used to represent the edge polarity and the remaining five bits are used to represent the edge time.
  • the encoding described herein uses 6 - bit words and 1 - bit polarity representation for purposes of illustration, persons having ordinary skill in the art should appreciate that numerous other word lengths can be used and data can be encoded therein under other schemes within the scope of the present invention.
  • the 6 - bit words are output from the encoder at about 2 gigabytes per second.
  • a de-multiplexer 66 in communication with the encoder 64 is used to convert the data into 48 - bit words at a data rate of 250 megabytes per second.
  • the 48 - bit words include eight 5 - bit data words representing edge times and their corresponding eight single polarity bits.
  • de-multiplexing may not be necessary in all cases and that various other bit rates and/or de-multiplexing details can be chosen within the scope of the present invention.
  • Router circuitry 70 is used to route signals that represent the synchronous clock of the DUT onto a tester clock bus 72.
  • the routing circuitry 70 also selects only clock edge times with one polarity to represent a system clock, i.e., selects edge times representing a clock set (up polarity) and disregards of the clock reset (down polarity).
  • the clock edge times thereby routed to a tester bus 72 can be used on a plurality of channels.
  • the words output from the de-multiplexer 66 that represent data signals of a DUT are not selected as clock signals and are stored directly in RAM 68.
  • the data is stored in 96 x 40 RAM. Persons having ordinary skill in the art should appreciate that numerous other RAM configuration can be used within the scope of the present invention.
  • the clock edge times on the tester bus 72 are used as pointers to address the data stored in RAM 68.
  • Routing circuitry 74 selects which clock on the bus to use as a pointer and routes that clock edge time to comparison circuit 76.
  • Comparison circuit 76 provides the clock edge time as an address to RAM 68 and reads the data edge time stored at that address. The data edge time thereby addressed in RAM is compared with the clock edge time to determine the difference therebetween.
  • Comparison circuitry 78 compares expected values 77 of the difference between a data edge and synchronous clock edge with the difference found by comparison circuit 76.
  • the comparison circuitry 78 outputs pass or fail signals 80 for each comparison according to whether the difference from expectations is within specified limits.
  • the various embodiments of the present invention provide a means for representing a signal under test in terms of its precise edge times and polarity of transition at the corresponding edge times.
  • the edge times and polarities thus represented are stored for comparison with a timing signal such as the synchronous clock of a device under test.
  • the timing signal is also represented in terms of its precise edge times.
  • This representation of the timing signal edge time can be provided to a clock bus for use throughout a test system, for example, to compare with a corresponding data signal edge time in RAM. The result of such a comparison can be checked against an expected value to determine whether a device under test is in compliance with test specifications.
  • strobe pulses can include application of a threshold voltage in a cycle of various wave forms such as square wave signals, sine waves signals, triangular waves, impulses and the like to trigger a corresponding latch.
  • a threshold voltage in a cycle of various wave forms such as square wave signals, sine waves signals, triangular waves, impulses and the like to trigger a corresponding latch.
  • a leading edge of a rectangular wave pulse can be used as a strobe pulse in illustrative embodiments of the invention.
  • delay elements may be configured in a number of alternative configurations without departing from the scope of the present invention.
  • a strobe initiator pulse can be applied to a plurality of delay elements arranged in parallel rather than in series within the scope of the present invention.
  • combinations of series and parallel delay elements can be configured to provide a plurality of closely spaced copies of a strobe initiator signal within the scope of the present invention.

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Manipulation Of Pulses (AREA)

Abstract

L'invention concerne un procédé de synchronisation d'un système d'essai qui simule la synchronisation d'une horloge synchrone sur le dispositif à l'essai. Des impulsions stroboscopiques peuvent être générées par acheminement d'un générateur de limite à des éléments de retard avec des valeurs de retard augmentant progressivement. Un signal de données ou un signal d'horloge synchrone peut être appliqué à l'entrée de chaque verrou d'un ensemble de verrous synchronisés par les impulsions stroboscopiques. Un codeur peut convertir la série d'échantillons ainsi verrouillés à un mot représentant un temps limite et une polarité du signal échantillonné. Si ce dernier est un signal de données, le mot peut être stocké en mémoire. S'il s'agit d'un signal d'horloge, le mot peut être acheminé à un bus d'horloge et utilisé pour s'adresser à la mémoire. On obtient la différence entre le temps limite d'horloge et le temps limite de données que l'on peut comparer aux valeurs escomptées.
EP06804013A 2005-09-23 2006-09-22 Technique stroboscopique d'essai de synchronisation de signaux numeriques Withdrawn EP1927203A2 (fr)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US11/234,599 US7573957B2 (en) 2005-09-23 2005-09-23 Strobe technique for recovering a clock in a digital signal
US11/234,814 US7574632B2 (en) 2005-09-23 2005-09-23 Strobe technique for time stamping a digital signal
US11/234,542 US7856578B2 (en) 2005-09-23 2005-09-23 Strobe technique for test of digital signal timing
PCT/US2006/036912 WO2007038233A2 (fr) 2005-09-23 2006-09-22 Technique stroboscopique d'essai de synchronisation de signaux numeriques

Publications (1)

Publication Number Publication Date
EP1927203A2 true EP1927203A2 (fr) 2008-06-04

Family

ID=37900290

Family Applications (3)

Application Number Title Priority Date Filing Date
EP06804013A Withdrawn EP1927203A2 (fr) 2005-09-23 2006-09-22 Technique stroboscopique d'essai de synchronisation de signaux numeriques
EP06815244A Withdrawn EP1927210A2 (fr) 2005-09-23 2006-09-22 Technique stroboscopique pour recuperer une horloge dans un signal numerique
EP06804068A Withdrawn EP1927204A2 (fr) 2005-09-23 2006-09-22 Technique stroboscopique d'horodatage d'un signal numerique

Family Applications After (2)

Application Number Title Priority Date Filing Date
EP06815244A Withdrawn EP1927210A2 (fr) 2005-09-23 2006-09-22 Technique stroboscopique pour recuperer une horloge dans un signal numerique
EP06804068A Withdrawn EP1927204A2 (fr) 2005-09-23 2006-09-22 Technique stroboscopique d'horodatage d'un signal numerique

Country Status (4)

Country Link
EP (3) EP1927203A2 (fr)
JP (3) JP5254795B2 (fr)
KR (3) KR101236769B1 (fr)
WO (3) WO2007038340A2 (fr)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7856578B2 (en) 2005-09-23 2010-12-21 Teradyne, Inc. Strobe technique for test of digital signal timing
US7574632B2 (en) 2005-09-23 2009-08-11 Teradyne, Inc. Strobe technique for time stamping a digital signal
US7573957B2 (en) 2005-09-23 2009-08-11 Teradyne, Inc. Strobe technique for recovering a clock in a digital signal
CN102356594B (zh) * 2009-04-30 2015-03-25 爱德万测试株式会社 时钟生成装置、测试装置及时钟生成方法
CN102415045A (zh) * 2009-05-11 2012-04-11 爱德万测试株式会社 接收装置、测试装置、接收方法及测试方法
JPWO2011033588A1 (ja) * 2009-09-18 2013-02-07 株式会社アドバンテスト 試験装置および試験方法
JPWO2011033589A1 (ja) * 2009-09-18 2013-02-07 株式会社アドバンテスト 試験装置および試験方法
US9906355B2 (en) * 2013-01-09 2018-02-27 Nxp Usa, Inc. On-die signal measurement circuit and method
US9279857B2 (en) 2013-11-19 2016-03-08 Teradyne, Inc. Automated test system with edge steering
KR101738005B1 (ko) 2016-06-10 2017-05-19 (주)제이케이아이 논리 분석기
US10733345B1 (en) * 2018-08-23 2020-08-04 Cadence Design Systems, Inc. Method and system for generating a validation test

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3997740A (en) * 1975-05-30 1976-12-14 Bell Telephone Laboratories, Incorporated Pulse train analyzer
US4989202A (en) * 1988-10-14 1991-01-29 Harris Corporation ISDN testing device and method
US5084669A (en) * 1990-03-08 1992-01-28 Telefonaktiebolaget L M Ericsson Direct phase digitization
DE69324507T2 (de) * 1992-01-16 1999-10-07 Hamamatsu Photonics K.K., Hamamatsu Anordnung zur Messung des zeitlichen Zusammenhangs zwischen zwei oder mehr Signalen
JP2682334B2 (ja) * 1992-05-29 1997-11-26 日本電気株式会社 画像信号の符号化伝送方法
US5446650A (en) * 1993-10-12 1995-08-29 Tektronix, Inc. Logic signal extraction
US5526286A (en) * 1994-02-16 1996-06-11 Tektronix, Inc. Oversampled logic analyzer
US6173207B1 (en) 1997-09-22 2001-01-09 Agilent Technologies, Inc. Real-time control system with non-deterministic communication
US6285722B1 (en) * 1997-12-05 2001-09-04 Telcordia Technologies, Inc. Method and apparatus for variable bit rate clock recovery
US6204710B1 (en) * 1998-06-22 2001-03-20 Xilinx, Inc. Precision trim circuit for delay lines
US6198700B1 (en) * 1999-06-04 2001-03-06 Level One Communications, Inc. Method and apparatus for retiming test signals
JP4495308B2 (ja) * 2000-06-14 2010-07-07 株式会社アドバンテスト 半導体デバイス試験方法・半導体デバイス試験装置
JP2002196053A (ja) * 2000-12-25 2002-07-10 Ando Electric Co Ltd Ｉｃ測定装置
US7233164B2 (en) * 2003-12-17 2007-06-19 Rambus Inc. Offset cancellation in a multi-level signaling system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2007038233A2 *

Also Published As

Publication number Publication date
EP1927204A2 (fr) 2008-06-04
EP1927210A2 (fr) 2008-06-04
JP2009510842A (ja) 2009-03-12
KR20080047403A (ko) 2008-05-28
KR101236769B1 (ko) 2013-02-25
JP5254794B2 (ja) 2013-08-07
WO2007038233A3 (fr) 2008-10-30
WO2007038339A2 (fr) 2007-04-05
JP4907663B2 (ja) 2012-04-04
JP2009509174A (ja) 2009-03-05
KR20080045714A (ko) 2008-05-23
JP5254795B2 (ja) 2013-08-07
JP2009510403A (ja) 2009-03-12
WO2007038233A2 (fr) 2007-04-05
WO2007038340A3 (fr) 2007-11-22
WO2007038340A2 (fr) 2007-04-05
WO2007038339A3 (fr) 2007-12-06
KR20080048487A (ko) 2008-06-02
KR101239743B1 (ko) 2013-03-06
KR101237878B1 (ko) 2013-02-27

Similar Documents

Publication Publication Date Title
US7856578B2 (en) Strobe technique for test of digital signal timing
US7574632B2 (en) Strobe technique for time stamping a digital signal
KR101236769B1 (ko) 디지털 신호 타이밍의 테스트를 위한 스트로브 기술
US7573957B2 (en) Strobe technique for recovering a clock in a digital signal
KR100997086B1 (ko) 지터측정장치 및 시험장치
US7474974B2 (en) Embedded time domain analyzer for high speed circuits
JP4977217B2 (ja) 半導体試験装置
US7355387B2 (en) System and method for testing integrated circuit timing margins
US7085668B2 (en) Time measurement method using quadrature sine waves
KR100269704B1 (ko) 지연 소자 시험 장치 및 시험 기능을 갖는 집적 회로
JP2008209424A (ja) 被測定ｌｓｉのジッタアナライザ
KR20050085898A (ko) 반도체 시험 장치
US7143323B2 (en) High speed capture and averaging of serial data by asynchronous periodic sampling
EP1148340A2 (fr) Circuit digital d'auto-test incorporé pour des boucles à verrouillage de phase
US8008935B1 (en) Tester and a method for testing an integrated circuit
US20030187599A1 (en) Circuit for measuring rising or falling time of high-speed data and method thereof
US20210018536A1 (en) Measurement device and measurement method with advanced trigger

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20080225

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA HR MK RS

R17D Deferred search report published (corrected)

Effective date: 20081030

RIC1 Information provided on ipc code assigned before grant

Ipc: G11C 7/00 20060101ALI20081204BHEP

Ipc: G11C 29/00 20060101AFI20081204BHEP

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20090401