WO2004004014A1 - 半導体装置およびその製造方法 - Google Patents
半導体装置およびその製造方法 Download PDFInfo
- Publication number
- WO2004004014A1 WO2004004014A1 PCT/JP2003/007761 JP0307761W WO2004004014A1 WO 2004004014 A1 WO2004004014 A1 WO 2004004014A1 JP 0307761 W JP0307761 W JP 0307761W WO 2004004014 A1 WO2004004014 A1 WO 2004004014A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- nitrogen
- insulating film
- semiconductor device
- film
- silicon substrate
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 82
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 40
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims abstract description 309
- 229910052757 nitrogen Inorganic materials 0.000 claims abstract description 157
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 136
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 127
- 239000010703 silicon Substances 0.000 claims abstract description 126
- 239000000758 substrate Substances 0.000 claims abstract description 106
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 claims abstract description 74
- 238000000034 method Methods 0.000 claims abstract description 37
- 229910044991 metal oxide Inorganic materials 0.000 claims abstract description 25
- 150000004706 metal oxides Chemical class 0.000 claims abstract description 25
- 229910052914 metal silicate Inorganic materials 0.000 claims abstract description 24
- 238000009826 distribution Methods 0.000 claims abstract description 12
- 239000010408 film Substances 0.000 claims description 373
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 80
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 80
- 229910052751 metal Inorganic materials 0.000 claims description 40
- 239000002184 metal Substances 0.000 claims description 40
- 239000010409 thin film Substances 0.000 claims description 30
- 229910021332 silicide Inorganic materials 0.000 claims description 18
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 18
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 15
- 229920005591 polysilicon Polymers 0.000 claims description 15
- 150000004767 nitrides Chemical class 0.000 claims description 13
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 12
- 230000003647 oxidation Effects 0.000 claims description 12
- 238000007254 oxidation reaction Methods 0.000 claims description 12
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 12
- 230000002829 reductive effect Effects 0.000 claims description 10
- 229910052735 hafnium Inorganic materials 0.000 claims description 8
- 230000001678 irradiating effect Effects 0.000 claims description 7
- 125000004433 nitrogen atom Chemical group N* 0.000 claims description 6
- 229910052732 germanium Inorganic materials 0.000 claims description 5
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 5
- 229910052746 lanthanum Inorganic materials 0.000 claims description 3
- 229910052684 Cerium Inorganic materials 0.000 claims description 2
- 229910052692 Dysprosium Inorganic materials 0.000 claims description 2
- 229910052691 Erbium Inorganic materials 0.000 claims description 2
- 229910052693 Europium Inorganic materials 0.000 claims description 2
- 229910052688 Gadolinium Inorganic materials 0.000 claims description 2
- 229910052689 Holmium Inorganic materials 0.000 claims description 2
- 229910052765 Lutetium Inorganic materials 0.000 claims description 2
- 229910052779 Neodymium Inorganic materials 0.000 claims description 2
- 229910052777 Praseodymium Inorganic materials 0.000 claims description 2
- 229910052772 Samarium Inorganic materials 0.000 claims description 2
- 229910052771 Terbium Inorganic materials 0.000 claims description 2
- 229910052775 Thulium Inorganic materials 0.000 claims description 2
- 229910052769 Ytterbium Inorganic materials 0.000 claims description 2
- 229910052782 aluminium Inorganic materials 0.000 claims description 2
- 229910052758 niobium Inorganic materials 0.000 claims description 2
- 229910052706 scandium Inorganic materials 0.000 claims description 2
- 229910052715 tantalum Inorganic materials 0.000 claims description 2
- 229910052719 titanium Inorganic materials 0.000 claims description 2
- 229910052727 yttrium Inorganic materials 0.000 claims description 2
- 229910052726 zirconium Inorganic materials 0.000 claims description 2
- 239000002019 doping agent Substances 0.000 abstract description 22
- 230000035515 penetration Effects 0.000 abstract description 13
- 230000000593 degrading effect Effects 0.000 abstract 1
- 239000010410 layer Substances 0.000 description 61
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 17
- 230000000694 effects Effects 0.000 description 17
- 239000000463 material Substances 0.000 description 16
- 238000005121 nitriding Methods 0.000 description 11
- 239000007789 gas Substances 0.000 description 9
- 238000009792 diffusion process Methods 0.000 description 8
- 230000015556 catabolic process Effects 0.000 description 7
- 238000006731 degradation reaction Methods 0.000 description 7
- 238000000151 deposition Methods 0.000 description 7
- 230000007547 defect Effects 0.000 description 6
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 6
- 238000004544 sputter deposition Methods 0.000 description 6
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 5
- 238000002425 crystallisation Methods 0.000 description 5
- 230000008025 crystallization Effects 0.000 description 5
- 239000001301 oxygen Substances 0.000 description 5
- 229910052760 oxygen Inorganic materials 0.000 description 5
- 230000006866 deterioration Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 229910001873 dinitrogen Inorganic materials 0.000 description 4
- 238000010438 heat treatment Methods 0.000 description 4
- 230000001590 oxidative effect Effects 0.000 description 4
- 150000003254 radicals Chemical class 0.000 description 4
- 238000001004 secondary ion mass spectrometry Methods 0.000 description 4
- 239000000126 substance Substances 0.000 description 4
- 238000000231 atomic layer deposition Methods 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 3
- 230000003247 decreasing effect Effects 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000009413 insulation Methods 0.000 description 3
- 229910052761 rare earth metal Inorganic materials 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- TWRSDLOICOIGRH-UHFFFAOYSA-N [Si].[Si].[Hf] Chemical class [Si].[Si].[Hf] TWRSDLOICOIGRH-UHFFFAOYSA-N 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 2
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 238000011156 evaluation Methods 0.000 description 2
- 238000003475 lamination Methods 0.000 description 2
- 238000005259 measurement Methods 0.000 description 2
- 150000002831 nitrogen free-radicals Chemical class 0.000 description 2
- 230000036961 partial effect Effects 0.000 description 2
- 230000002265 prevention Effects 0.000 description 2
- 238000001228 spectrum Methods 0.000 description 2
- WEAMLHXSIBDPGN-UHFFFAOYSA-N (4-hydroxy-3-methylphenyl) thiocyanate Chemical compound CC1=CC(SC#N)=CC=C1O WEAMLHXSIBDPGN-UHFFFAOYSA-N 0.000 description 1
- 229910018072 Al 2 O 3 Inorganic materials 0.000 description 1
- 229910004129 HfSiO Inorganic materials 0.000 description 1
- 229910018557 Si O Inorganic materials 0.000 description 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- 238000004833 X-ray photoelectron spectroscopy Methods 0.000 description 1
- 238000000026 X-ray photoelectron spectrum Methods 0.000 description 1
- UBMXAAKAFOKSPA-UHFFFAOYSA-N [N].[O].[Si] Chemical compound [N].[O].[Si] UBMXAAKAFOKSPA-UHFFFAOYSA-N 0.000 description 1
- UMVBXBACMIOFDO-UHFFFAOYSA-N [N].[Si] Chemical compound [N].[Si] UMVBXBACMIOFDO-UHFFFAOYSA-N 0.000 description 1
- OBNDGIHQAIXEAO-UHFFFAOYSA-N [O].[Si] Chemical compound [O].[Si] OBNDGIHQAIXEAO-UHFFFAOYSA-N 0.000 description 1
- 230000005856 abnormality Effects 0.000 description 1
- 230000003213 activating effect Effects 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 125000004429 atom Chemical group 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 125000004435 hydrogen atom Chemical group [H]* 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 238000010406 interfacial reaction Methods 0.000 description 1
- 150000002500 ions Chemical group 0.000 description 1
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 239000012528 membrane Substances 0.000 description 1
- 238000002156 mixing Methods 0.000 description 1
- RJCRUVXAWQRZKQ-UHFFFAOYSA-N oxosilicon;silicon Chemical compound [Si].[Si]=O RJCRUVXAWQRZKQ-UHFFFAOYSA-N 0.000 description 1
- 238000005546 reactive sputtering Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 238000005204 segregation Methods 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Inorganic materials [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- 229910052717 sulfur Inorganic materials 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
- 229910021355 zirconium silicide Inorganic materials 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28202—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation in a nitrogen-containing ambient, e.g. nitride deposition, growth, oxynitridation, NH3 nitridation, N2O oxidation, thermal nitridation, RTN, plasma nitridation, RPN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
- H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
Definitions
- the present invention relates to a semiconductor device having a high dielectric constant thin film and a method for manufacturing the same, and more particularly to a semiconductor device having a metal oxide semiconductor field effect transistor (MOSFET).
- MOSFET metal oxide semiconductor field effect transistor
- Silicon oxide film has process stability and excellent insulation properties, and is used as a gate insulating film material for MOS FETs.
- the gate insulating film is becoming thinner with the recent miniaturization of devices.
- the thickness of the silicon oxide film, which is the gate insulating film is 1.5 It is necessary to be smaller than nm.
- the tunnel current with the insulating layer inserted when a gate bias is applied becomes a value that cannot be ignored with respect to the source Z drain current. This is a major issue in electrification.
- gate electrode polysilicon electrode
- the gate electrode that is usually used in MOS FET is made by doping polysilicon deposited on a gate insulating film at a high concentration to have metallic properties. If it is thin, the problem that the dopant from the gate electrode penetrates through the insulating film layer and diffuses toward the silicon substrate becomes a problem.
- These oxides, as well as these silicate thin films, are being studied as candidate materials.
- the third problem is pointed out as follows: (1) Deterioration of the electrical characteristics at the interface between the dielectric constant thin film and the silicon substrate. In ⁇ conductivity thin film interface compared to a conventional silicon oxide film interface high interfacial defect density, there is normally 1 0 "Z cm 2 or more defects. MOSFET These interface defects (Oh Rui Makuchu defects) Mobility of several minutes compared to silicon oxide film The problem is that the threshold of transistor operation fluctuates due to degradation and fixed charges in the film and at the interface. As a remedy for these problems, it is effective to insert a silicon oxide film at the high dielectric constant thin film interface as in the remedy for the first problem. However, when the interfacial silicon oxide layer is thick, the equivalent oxide thickness of the entire gate insulating film increases.
- the interfacial oxide layer is thin, the interfacial thermal stability and the effect of preventing dopant penetration are insufficient. Furthermore, a structure in which an ultra-thin silicon oxynitride / silicon nitride film is inserted at the interface between the high-dielectric-constant thin film and the silicon substrate is effective for improving interfacial thermal stability and suppressing dopant penetration, but deteriorates electrical characteristics. This is due to the introduction of new interface defects caused by nitrogen, which causes mobility and reliability degradation compared to the conventional silicon-silicon oxide interface.
- nitrogen can be introduced into the film by heat-treating the sample in a gas atmosphere containing nitrogen such as NH 3 or NO gas. A large amount of nitrogen is biased at the interface of, causing the mobility and reliability degradation shown in the third problem. Nitrogen can also be introduced into a high-dielectric-constant insulating film by annealing in a gas atmosphere containing nitrogen, but also in this case, there is a concern about the problem of nitrogen segregation at the silicon substrate interface. I have.
- An object of the present invention is to provide a semiconductor device having a gate insulating film structure capable of simultaneously realizing the above-described measures for thermal stability, dopant penetration suppression, and improvement of interfacial electrical characteristics for device application of a dielectric constant gate insulating film. And a method for producing the same.
- FIG. 1 is a conceptual diagram showing one embodiment of a semiconductor device of the present invention
- FIG. 2 is a flowchart showing one embodiment of a method of manufacturing a semiconductor device of the present invention.
- FIG. 3 is a conceptual diagram showing another embodiment of the semiconductor device of the present invention.
- FIG. 4 is a graph showing the AI 2 0 3 film and a nitrogen inlet membrane nitrogen profiles measurements when performing in (secondary ion mass analysis) by nitrogen plasma exposure.
- FIG. 5 is a graph showing the evaluation of the bonding state of the hafnium silicate surface subjected to the plasma nitriding treatment by X-ray photoelectron spectroscopy.
- FIG. 6 is a flowchart showing another embodiment of the method of manufacturing a semiconductor device of the present invention (a method of manufacturing a gate insulating film structure by oxidizing a laminated structure having a metal nitride layer).
- FIG. 4 is a flowchart showing another embodiment of the method of manufacturing a semiconductor device of the present invention (a method of manufacturing a gate insulating film structure by oxidizing a stacked structure having a silicon nitride film).
- Reference numeral 101 denotes a silicon substrate
- reference numeral 102 denotes a silicon oxide film (interface oxide film layer)
- reference numeral 103 denotes a nitrogen-containing high dielectric constant insulating film
- reference numeral 104 denotes a gate electrode.
- Reference numeral 201 denotes a silicon substrate
- reference numeral 202 denotes a hydrogen-terminated surface
- reference numeral 203 denotes a silicon oxide film
- reference numeral 204 denotes a metal layer
- reference numeral 205 denotes a metal layer.
- a nitrogen-containing layer reference numeral 206 denotes a nitrogen-containing dielectric constant insulating film
- reference numeral 301 denotes a silicon substrate
- reference numeral 302 denotes a silicon oxide film
- reference numeral 303 denotes a nitrogen-containing film.
- High dielectric constant insulating film reference numeral 304 denotes a gate electrode
- reference numeral 601 denotes a silicon substrate
- reference numeral 602 denotes a hydrogen-terminated surface
- reference numeral 603 denotes a silicon oxide film.
- Reference numeral 604 denotes a metal Zr deposited layer
- reference numeral 605 denotes a ZrN deposited layer
- reference numeral 606 denotes a nitrogen-containing high dielectric constant insulating film
- reference numeral 701 denotes a silicon substrate
- Reference numeral 702 indicates a hydrogen-terminated surface
- reference numeral 703 indicates a silicon oxide film
- Reference numeral 704 denotes an HfSi deposited layer
- reference numeral 705 denotes a silicon nitride film
- reference numeral 706 denotes a nitrogen-containing high dielectric constant insulating film (nitrogen-containing Hf silicon layer). Is shown. BEST MODE FOR CARRYING OUT THE INVENTION
- the gate insulating film has a nitrogen-containing high dielectric constant insulating film having a structure in which nitrogen is introduced into a metal oxide or a metal silicate, and the nitrogen concentration in the nitrogen-containing high dielectric constant insulating film is increased in the thickness direction. Has a distribution,
- a semiconductor device in which a position where the nitrogen concentration in the nitrogen-containing high dielectric constant insulating film becomes maximum in the film thickness direction is located in a region away from the silicon substrate.
- the position where the nitrogen concentration in the nitrogen-containing high-dielectric-constant insulating film becomes maximum in the film thickness direction is in a region separated from the silicon substrate by 0.5 nm or more.
- the position where the nitrogen concentration in the nitrogen-containing high dielectric constant insulating film becomes maximum in the film thickness direction is localized on the gate electrode side of the nitrogen-containing high dielectric constant insulating film.
- the position where the nitrogen concentration in the nitrogen-containing high dielectric constant insulating film becomes maximum in the film thickness direction is localized at the center of the nitrogen-containing high dielectric constant insulating film.
- the nitrogen concentration at the interface between the gate insulating film and the silicon substrate is less than 3 atomic%.
- the gate insulating film has a nitrogen-containing high dielectric constant insulating film having a structure in which nitrogen is introduced into a metal silicate,
- the gate insulating film has a silicon oxide film formed in contact with the silicon substrate and the nitrogen-containing high dielectric constant insulating film formed in contact with the silicon oxide film. Is preferred.
- the gate insulating film has a nitrogen-containing high dielectric constant insulating film having a structure in which nitrogen is introduced into a metal silicate,
- composition of the nitrogen-containing high-dielectric-constant insulating film continuously changes in the film thickness direction, and silicon is present at an intermediate portion between the interface between the silicon-substrate-side interface and the gate electrode-side interface of the nitrogen-containing high-dielectric-constant insulating film.
- concentration has a minimum
- a semiconductor device characterized in that nitrogen is introduced only between a position where the silicon concentration has a minimum value and the gate electrode side interface.
- the gate insulating film has a stacked structure including a first silicon oxide film, a metal oxide film or a metal silicate film, and a second silicon oxide film in order from the silicon substrate side, and only the second silicon oxide film is formed.
- a semiconductor device having a structure in which nitrogen is introduced into silicon oxide.
- the silicon substrate and the gate insulating film are in contact, the gate insulating film is in contact with the gate electrode, and the gate electrode is a polysilicon or polysilicon germanium conductive film.
- the gate insulating film may be composed of Zr, Hf, Ta, Al, Ti, Nb, Sc, Y, La, Ce, Pr, Nd, Sm, Eu, Gd , Tb, Dy, Ho, Er, Tm, Yb, and Lu.
- a gate insulating film and a gate electrode are formed on a silicon substrate in this order.
- the semiconductor device according to the first, second, or third aspect, wherein a step of introducing the nitrogen by irradiating a nitrogen-containing plasma to a high dielectric constant insulating film made of a metal oxide or a metal silicate is included.
- a method for manufacturing a semiconductor device is provided.
- the semiconductor device is the semiconductor device according to the fourth aspect,
- a method for manufacturing a semiconductor device comprising a step of introducing the nitrogen by irradiating the stacked structure with a nitrogen-containing plasma.
- the semiconductor device is the semiconductor device according to the second aspect,
- a method for manufacturing a semiconductor device is provided.
- the semiconductor device according to the first, second, or third aspect, wherein a stacked structure including a metal layer and a nitrogen-containing layer containing nitrogen is formed on a silicon substrate and then subjected to oxidation treatment.
- a method for manufacturing a semiconductor device comprising a step of forming a gate insulating film.
- the nitrogen-containing layer is a silicon oxynitride film or a silicon nitride film.
- the nitrogen-containing layer is a metal nitride film.
- the silicon substrate surface has a thickness of less than 1 nm. It is also preferable to form the laminated structure after forming the oxide film.
- the gate insulating film contains nitrogen and a metal oxide or metal silicate
- the nitrogen concentration in the gate insulating film has a distribution in the thickness direction
- a semiconductor device wherein a position where the nitrogen concentration in the gate insulating film becomes maximum in the film thickness direction is located in a region away from the silicon substrate.
- the position where the nitrogen concentration in the high dielectric constant gate insulating film becomes maximum is preferably separated from the silicon substrate interface by 0.5 nm or more, and the nitrogen at the interface between the high dielectric constant gate insulating film and the silicon substrate is A gate insulating film structure with a concentration preferably reduced to less than 3% is proposed.
- a step of selectively nitriding a region other than the vicinity of the silicon substrate by exposing to a plasma containing nitrogen, or a lamination of a metal layer and a nitrogen-containing layer on a silicon substrate By adopting the step of performing the oxidation treatment after forming the structure, the distribution of nitrogen in the gate insulating film can be controlled.
- the high dielectric constant means that the dielectric constant is higher than that of the silicon nitride film. More specifically, the relative dielectric constant of the high dielectric constant gate insulating film is preferably 8 or more, more preferably 10 or more, from the viewpoint that the equivalent silicon oxide film thickness can be reduced. However, when alumina is used as the metal oxide, the number may be 7 or more.
- FIG. 1 shows a semiconductor device having a typical high dielectric constant gate insulating film structure proposed in the present invention.
- nitrogen is localized in the upper layer of the high-dielectric-constant thin film made of metal oxide or metal silicide to form a nitrogen-containing high-dielectric-constant insulating film 103.
- a gate insulating film structure composed of a nitrogen-containing high dielectric constant insulating film 103 and a silicon oxide film 102 formed by inserting an interface oxide film layer (silicon oxide film 102) will be described as an example.
- the effects provided by the gate insulating film structure shown in FIG. 1 will be described below.
- the thermal stability of the high dielectric constant thin film can be improved.
- the thermal stability of the interface between the dielectric constant thin film and the silicon substrate Can be improved by inserting an extremely thin silicon oxide film 102 at the interface between the high dielectric constant thin film and the substrate.
- the high concentration of nitrogen is localized above the high dielectric constant thin film, it is possible to suppress the penetration of the dopant from the gate electrode.
- the electrical characteristics of the interface between the silicon substrate and the silicon substrate are based on the fact that the high dielectric constant thin film is not in direct contact with the silicon substrate, but rather through the ultra-thin silicon oxide film. It is possible to suppress mobility and reliability deterioration.
- Various methods can be considered as a method for manufacturing the gate insulating film in the present invention. For example, a selective nitriding method of a high-dielectric-constant thin film by applying nitrogen-containing plasma irradiation and lamination of a metal layer and a nitrogen-containing layer are described below. Nitrogen introduction and profile control through the oxidation process of the structure are effective.
- the first method of applying plasma irradiation is to form a gate insulating film (with no nitrogen introduced) containing a high dielectric constant insulating film on a silicon substrate, and irradiate it with active nitrogen generated by plasma.
- a gate insulating film (with no nitrogen introduced) containing a high dielectric constant insulating film on a silicon substrate, and irradiate it with active nitrogen generated by plasma.
- a high dielectric constant insulating film made of a metal oxide or a metal silicate can be formed, and the surface of the high dielectric constant insulating film can be irradiated with nitrogen-containing plasma.
- the diffusion of nitrogen into the gate insulating film can be suppressed to prevent nitrogen from reaching the silicon substrate, and only the film surface (or a region other than the interface with the silicon substrate) can be selectively selected. It becomes possible to nitride. In other words, it is possible to localize the nitrogen profile in a region (film surface side) distant from the silicon substrate interface.
- the nitrogen concentration distribution in the film can be controlled by the oxidation treatment of the laminated structure shown in the flowchart of FIG.
- a metal layer is formed on the surface of the oxide film.
- a metal layer 204 is deposited (FIG. (C)).
- a nitrogen-containing layer 205 which is a layer containing nitrogen
- a metal nitride layer is deposited on the metal layer to form a laminated structure ((d) in the same figure), and heat treatment is performed in an oxygen atmosphere.
- the nitrogen concentration in the high dielectric constant insulating film can be localized near the surface layer.
- a nitrogen-containing high dielectric constant insulating film 206 having a nitrogen concentration distribution as shown in FIG. 2 (e) can be obtained, and the nitrogen-containing high dielectric constant insulating film 206 and the silicon oxide film are obtained.
- a gate insulating film made of 203 can be formed.
- a nitride film of a metal element constituting a metal oxide, a silicon nitride film (oxynitride film), or the like is effective.
- An effective technique for depositing a metal nitride is a metal nitride target or a reactive sputtering method using a metal target.
- the thickness of the nitrogen-containing layer is preferably 1 nm or more from the viewpoint of suppressing the diffusion of the dopant, etc., since even if a large amount of nitrogen is contained, the effect of nitrogen inclusion does not improve in proportion thereto. It is preferably not more than nm.
- the oxidation treatment is appropriately determined depending on the material to be used.
- the oxidation treatment can be performed at 500 to 900 °.
- a gate electrode is provided thereon by a known method, whereby the semiconductor device of the present invention can be obtained.
- the thermal stability is improved and the dopant penetration phenomenon from the gate electrode side is suppressed, and at the same time, the gate insulating film is formed.
- the problem of mobility degradation and reliability degradation is solved by localizing the position of nitrogen in the film away from the silicon substrate interface and on the film surface or central portion.
- the nitrogen distribution in the gate insulating film that achieves the above effects is not limited to the profiles shown in the conceptual diagram of FIG. 1, but the effects can be obtained for various profiles shown in FIG. Fig. 3 (a) shows the case where nitrogen is distributed almost uniformly in a part of the high dielectric constant insulating film 303, which was inserted at the interface between the high dielectric constant insulating film and the silicon substrate 301. This is the case where the nitrogen concentration sharply drops at the interface between the silicon oxide film 302 and the high dielectric constant insulating film, and no nitrogen exists in the silicon oxide film 302 inserted into the interface.
- Fig. 3 (a) shows the case where nitrogen is distributed almost uniformly in a part of the high dielectric constant insulating film 303, which was inserted at the interface between the high dielectric constant insulating film and the silicon substrate 301. This is the case where the nitrogen concentration sharply drops at the interface between the silicon oxide film 302 and the high dielectric constant insulating film, and no nitrogen exists in the silicon oxide film 302
- FIG. 3 (b) shows the case where the maximum value of the nitrogen concentration is located at the center of the high-k insulating film (nitrogen is localized at the center). With The nitrogen concentration drops sharply toward the interface, and there is no nitrogen at the interface with the silicon substrate. Also, in Fig. 3 (c), ⁇ although the profile shape is such that nitrogen is localized on the surface side (gate electrode side) in the dielectric constant insulating film, ⁇ due to nitrogen diffusion in the dielectric constant insulating film, etc. This is the case where some nitrogen segregates at the interface between the high dielectric constant insulating film and the silicon oxide film.
- the region where nitrogen is localized (the maximum value of the nitrogen concentration in the nitrogen-containing high dielectric constant insulating film in the thickness direction) is preferably 0% from the silicon substrate. If the distance is 5 nm or more, more preferably 1 nm or more, and the nitrogen concentration near the silicon substrate interface is sufficiently low, the structures shown in FIGS. 1 and 3 (a) and (b) Of course, an excellent semiconductor device can be obtained even with the structure shown in FIG.
- the allowable nitrogen concentration at the silicon substrate interface is related to the allowable value of device mobility degradation and reliability degradation (device design), but from the viewpoint of interface electrical characteristics, the allowable nitrogen concentration at the silicon substrate interface of the gate insulating film.
- the nitrogen concentration is preferably less than 3 atomic%, and it is more preferable that nitrogen does not exist at the substrate interface.
- the maximum nitrogen concentration in the gate insulating film is desirably 1 atomic% or more in order to obtain the thermal stability and the effect of suppressing dopant penetration. From the viewpoint of the insulating properties and reliability of the gate insulating film, it is desirable that the maximum amount of the nitrogen concentration in the film is less than 20 atomic%.
- the nitrogen concentration range is deeply involved in the design of the device characteristics, and is not limited to the above range.
- a silicon oxide film is formed on the surface of a silicon substrate, and then a stacked structure including a metal layer and a nitrogen-containing layer is formed thereon.
- the thickness of the oxide film is preferably less than 1 nm from the viewpoint of reducing the equivalent silicon oxide film thickness to the physical thickness of the gate insulating film. Further, from the viewpoint of interfacial electric characteristics, the thickness is preferably 0.5 nm or more.
- the thickness of the nitrogen-containing high dielectric constant gate insulating film varies depending on the case.
- the physical thickness of the gate insulating film is 1.5 n from the viewpoint of preventing a sudden increase in the leak current at present. m or more, and the present invention can be suitably applied to such a gate insulating film. If the maximum value of the nitrogen concentration in the film thickness direction is more than 0.5 nm away from the silicon substrate, a film thickness exceeding 0.5 nm is naturally required.
- La 203 is an oxide of Rantanoido based element, Ce02, P r 203, N d 2 03, Sm203, E u 203 is intended, G d 2 O 3 S T b 203 , D y 203, ⁇ 2 ⁇ 3, E r 203, Tm 2 0 3, Y b 2 0 3, L u 2 0 3, further there is a silicate one Bok material obtained by adding a divorced these metal oxides .
- the ultra-thin silicon oxide film is also stacked on the high dielectric constant insulating film. It is effective to selectively nitride only the silicon oxide film layer on the surface side (gate electrode side) (or a region away from the silicon substrate interface).
- the gate insulating film in this case has, for example, a stacked structure including a first silicon oxide film, a film made of a metal oxide or a metal silicate, and a second silicon oxide film from the silicon substrate side. Nitrogen is introduced only into the first silicon oxide film, and nitrogen is not introduced into the first silicon oxide film and the film made of metal oxide or metal silicate.
- the thickness of the first and second silicon oxide films is preferably 0.5 nm or more from the viewpoint of the effect of improving interfacial electrical characteristics, and the equivalent silicon oxide film thickness is smaller than the physical thickness of the gate insulating film.
- the thickness is preferably 1 nm or less from the viewpoint of the performance.
- the thickness of the film made of the metal oxide or metal silicate is preferably 2 nm or more from the viewpoint of suppressing the tunnel current, and 5 nm or less from the viewpoint of easiness of manufacture and balance of the shape of the semiconductor device. preferable.
- the above-mentioned silicon oxide film High dielectric constant insulating film Even if it is not a laminated structure having an interface, it is a structure in which the composition in the thickness direction of the metal silicide thin film is modulated, as proposed in Japanese Patent Application No. 2001-252522.
- a structure in which the silicon composition is increased in the upper layer and the lower layer of the gate insulating film a structure in which only the region having a high silicon concentration on the surface side is selectively nitrided is also effective.
- the gate insulating film has a nitrogen-containing ⁇ dielectric constant insulating film having a structure in which nitrogen is introduced into a metal silicate, and the composition of the nitrogen-containing ⁇ dielectric constant insulating film is in accordance with the film thickness.
- the silicon concentration has a minimum value at an intermediate portion between the silicon substrate-side interface and the gate electrode side interface of the nitrogen-containing high dielectric constant insulating film, and the silicon concentration has a minimum value. Nitrogen is introduced only between the position and the interface on the gate electrode side, and no nitrogen is introduced between the position where the silicon concentration has the minimum value and the interface on the silicon substrate side.
- the concentration of the metal element in the metal silicate increases in the middle portion, and the silicon composition increases in the upper and lower layers of the film, so that the gate insulating film and the silicon substrate (lower interface) and At the boundary with the gate electrode (upper interface), it is possible to form a structure close to the SiO 2 / Si interface, and the interface electrical characteristics can be improved. It is also feared that the silicate temperature of a high-concentration silicate material is relatively low. However, by forming a structure in which this high-concentration metal region is sandwiched by a high-concentration silicon high-concentration region, thermal conductivity is increased. Stability can be improved.
- a nitrogen-containing high-permittivity insulating film in which the composition of the metal silicate changes in the film thickness direction is divided into a first region, an intermediate region, and a second region from the silicon substrate side.
- the first region is in contact with the silicon substrate and the second region is in contact with the gate electrode
- the silicon concentration in the metal silicide decreases continuously from the silicon substrate side interface of the first region
- the minimum value is reached in the intermediate region
- the value then increases, and continuously increases to the gate electrode side interface in the second region.
- silicon metal is used.
- the element ratio is higher than the average value of the entire gate insulating film, the silicon metal element ratio is lower than the average value of the entire gate insulating film in the intermediate region, and nitrogen is introduced only in the second region.
- the thickness of the first and second regions is preferably 0.5 nm or more from the viewpoint of the effect of improving interfacial electrical characteristics.
- the thickness is preferably 1 nm or less from the viewpoint of reducing the equivalent silicon oxide film thickness to the physical thickness of the insulating film.
- the thickness of the intermediate region is preferably 2 nm or more from the viewpoint of suppressing tunnel current, and is preferably 5 nm or less from the viewpoint of easiness of manufacturing and the balance of the shape of the semiconductor device.
- the metal element constituting the metal oxide or metal silicate layer or silicon in the silicate, or the upper layer of the high dielectric constant film or
- Several bonding modes metal-nitrogen, silicon-nitrogen, or oxygen-nitrogen bonds) between the silicon-oxygen and nitrogen atoms that make up the silicon oxide film inserted in the lower layer can be considered.
- a substance composed of a bond between a metal atom and a nitrogen atom often has relatively low insulating properties, so that when introducing nitrogen into a film, a large amount of a metal-nitrogen bond is formed.
- AIN aluminum nitride
- metal-nitrogen bonds there are more silicon-nitrogen bonds than metal-nitrogen bonds.
- a gate insulating film (without introducing nitrogen) containing a high dielectric constant insulating film is formed on a silicon substrate and irradiated with a nitrogen-containing plasma, a high dielectric constant thin film made of metal oxide and silicon are used.
- a plasma nitridation process on a laminated structure with an oxide film or a metal silicate thin film, it is possible to selectively nitride only silicon atoms in the film (particularly on the film surface side) by adjusting the plasma irradiation conditions. .
- an AI 2 O 3 film formed by an atomic layer deposition method (Atomic Layer Chemical I Vapor Deposition: ALD) is used. The result of introducing nitrogen by irradiation of nitrogen radicals therein is shown.
- FIG. 4 is a typical radical irradiation condition results nitrogen concentration of AI 2 0 3 film obtained by nitriding prepared was evaluated by secondary ion mass spectrometry. From these results, when the substrate temperature is high and the nitrogen gas pressure is low (700 ° C, 0.3 Pa), nitrogen is distributed over the entire film and high concentration nitrogen is introduced to the interface. When the temperature was lowered and the nitrogen gas pressure was raised (300 ° C, 0.9 Pa), the nitrogen concentration in the film decreased, and a profile in which nitrogen was localized on the surface side was obtained. You can see that it is done. Therefore, the amount of nitrogen introduced can be controlled by the substrate temperature, and the nitrogen concentration in the film can be localized on the film surface side by optimizing the nitrogen gas partial pressure (in the above case, increasing the pressure). It is.
- transistors nitrogen concentration at the interface had a high gate insulating film (nitride Conditions: 700 ° C, 0. 3 P a) to AI 2 0 3 film surface as compared with The mobility is approximately 20 for a transistor having a gate insulating film structure in which nitrogen is localized (nitriding conditions: 300 ° C, 0.9 Pa). Was growing. (Example 2)
- nitriding treatment was performed by irradiating hafnium siligate (HfSIO) with nitrogen plasma.
- HfSIO hafnium siligate
- a MOSFET field region was formed on a silicon wafer in advance, and a 0.6-nm-thick silicon oxide film was formed in this region as a base oxide film (interface oxide layer).
- a 3 nm-thick silicate film containing 10 atomic% of Hf formed thereon was irradiated with active nitrogen generated from nitrogen gas using an ECR plasma source.
- the irradiation conditions were a substrate temperature of 300 ° C., a nitrogen partial pressure of 6.7 Pa, and a power supply of 60 for 1 minute. As a result, a silicide film containing 10 ⁇ 1 ⁇ 2 of nitrogen in atomic% was obtained.
- FIG. 5 shows the X-ray photoelectron spectrum (Si 2 p core level spectrum) obtained from the H f silicate film before and after the plasma irradiation in this example.
- the peak energy of 102.5 eV caused by the silicide is shifted to the lower binding energy side by nitriding. This indicates that S i -N bonds were formed in the film.
- the nitrogen introduction effect was improved by the nitrogen introduction effect (the crystallization temperature was improved by 100 ° C or more), and the mobility and reliability did not deteriorate due to the nitrogen introduction. Further, the effect of preventing dopant penetration from the polysilicon gate was confirmed.
- the Si—O bond in the silicate film is selectively replaced with nitrogen, so that nitrogen can be contained in the silicate film without an increase in leak current.
- the relative dielectric constant increases (the average dielectric constant of the silicide film increases from 10 to 12).
- a zirconium silicide or a lanthanum silicide was nitrided instead of a hafnium silicide, the same effect was obtained. Obtained.
- a third embodiment of the present invention show in accordance with the flow diagram of an example in which the nitrogen added to the Z r O 2 in the high dielectric constant ⁇ inserting the silicon oxide film extremely thin silicon substrate interface Figure 6 c
- the chemical oxide film formed on the substrate surface was separated by hydrofluoric acid solution treatment, and the silicon surface was terminated with hydrogen atoms ((a) in the same figure).
- This wafer was oxidized at 700 ° C. in a reduced-pressure oxygen atmosphere of 5 Torr (670 Pa) to form a 0.6 nm-thick silicon oxide film 603 (FIG. 2B).
- the deposition of the metal layer and the nitrogen-containing layer on the surface of the oxide film was performed using a sputtering system having a plurality of targets.
- a sputtering system having a plurality of targets.
- a low-damage deposition method employing ECR discharge was adopted.Argon gas was used as the sputtering gas, gas pressure was 5 ⁇ 10-4 Torr (0.067 Pa), and high-frequency output was 100 W. .
- a polysilicon electrode was formed on the gate insulating film having the silicon oxide film 603 and the high-dielectric-constant insulating film 606 manufactured by the above-described manufacturing method, thereby manufacturing a MOSF.
- the equivalent silicon oxide film thickness was 1.4 nm
- the leakage current flowing through the gate insulating film was equivalent to the equivalent oxide film thickness. It was reduced by about three orders of magnitude compared to the silicon oxide film.
- the crystallization temperature of the gate insulating film layer is lower than that when nitrogen is not added. Improved by 50 ° C or more. Furthermore, no abnormalities in the transistor operating characteristics due to the penetration of the dopant were observed in the heat treatment at 1050 ° C, which is the dopant activation step.
- a ZrO 2 fl matrix with nitrogen localized on the surface side was prepared in the same procedure as in the third embodiment, and then a polysilicon germanium electrode was formed as a gate electrode.
- the effect of gate electrode depletion was reduced, and the on-current of the transistor was increased.
- nitrogen was added via a silicon nitride film to a Hf silicate high dielectric constant thin film having a silicon oxide film inserted at the silicon substrate interface (FIG. 7).
- a silicon oxide film 703 having a thickness of 0.6 nm was formed (FIG. 7B).
- An amorphous ⁇ ! 51 layer 704 with a physical film thickness of 2 nm was formed on this surface by sputter deposition using an HfSi sintered body target (Fig. 3 (c)).
- the sputtering film formation conditions were the same as in Example 2.
- a 0.5 nm thick silicon nitride film 705 was formed on the surface of the wafer by CVD (chemical vapor deposition) using SiH 4 and NH 3 as source gases (see FIG. )).
- the sample was oxidized at 700 ° C. in a reduced pressure oxygen atmosphere of 1 Torr (130 Pa) to form a nitrogen-introduced hafnium silicate (HfSiO) film 706, A nitrogen-containing high dielectric constant insulating film was used.
- HfSiO hafnium silicate
- the thermal stability of the high dielectric constant thin film is improved.
- a semiconductor device capable of simultaneously obtaining a plurality of effects such as improvement of the resistance, prevention of the penetration of dopant from the gate electrode, and prevention of deterioration of the electrical characteristics at the interface between the gate insulating film and the silicon substrate.
- a manufacturing method effective for manufacturing a semiconductor device having a gate insulating film structure having the above-mentioned high dielectric constant thin film is provided.
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/519,084 US8125016B2 (en) | 2002-06-27 | 2003-06-19 | Semiconductor device and its manufacturing method |
AU2003244275A AU2003244275A1 (en) | 2002-06-27 | 2003-06-19 | Semiconductor device and its manufacturing method |
US13/353,089 US8575677B2 (en) | 2002-06-27 | 2012-01-18 | Semiconductor device and its manufacturing method |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002-187596 | 2002-06-27 | ||
JP2002187596A JP4643884B2 (ja) | 2002-06-27 | 2002-06-27 | 半導体装置およびその製造方法 |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10519084 A-371-Of-International | 2003-06-19 | ||
US13/353,089 Continuation US8575677B2 (en) | 2002-06-27 | 2012-01-18 | Semiconductor device and its manufacturing method |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2004004014A1 true WO2004004014A1 (ja) | 2004-01-08 |
Family
ID=29996793
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2003/007761 WO2004004014A1 (ja) | 2002-06-27 | 2003-06-19 | 半導体装置およびその製造方法 |
Country Status (5)
Country | Link |
---|---|
US (2) | US8125016B2 (ja) |
JP (1) | JP4643884B2 (ja) |
CN (1) | CN100367513C (ja) |
AU (1) | AU2003244275A1 (ja) |
WO (1) | WO2004004014A1 (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2006023373A1 (en) * | 2004-08-18 | 2006-03-02 | Tokyo Electron Limited | A method and system for modifying a gate dielectric stack containing a high-k layer using plasma processing |
WO2007040057A1 (ja) * | 2005-10-04 | 2007-04-12 | Nec Corporation | 半導体装置 |
Families Citing this family (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6833556B2 (en) | 2002-08-12 | 2004-12-21 | Acorn Technologies, Inc. | Insulated gate field effect transistor having passivated schottky barriers to the channel |
US7084423B2 (en) | 2002-08-12 | 2006-08-01 | Acorn Technologies, Inc. | Method for depinning the Fermi level of a semiconductor at an electrical junction and devices incorporating such junctions |
JP4212435B2 (ja) | 2003-08-29 | 2009-01-21 | 株式会社東芝 | 半導体装置およびその製造方法 |
US7303996B2 (en) * | 2003-10-01 | 2007-12-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | High-K gate dielectric stack plasma treatment to adjust threshold voltage characteristics |
JP4532925B2 (ja) * | 2004-02-09 | 2010-08-25 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法及び半導体装置 |
US20050202624A1 (en) * | 2004-03-12 | 2005-09-15 | Infineon Technologies North America Corp. | Plasma ion implantation system |
TWI252539B (en) | 2004-03-12 | 2006-04-01 | Toshiba Corp | Semiconductor device and manufacturing method therefor |
JP2005277223A (ja) * | 2004-03-25 | 2005-10-06 | National Institute Of Advanced Industrial & Technology | 半導体装置およびその製造方法 |
JP2005294549A (ja) * | 2004-03-31 | 2005-10-20 | Nec Electronics Corp | Mos型トランジスタ |
JP4526995B2 (ja) * | 2004-04-09 | 2010-08-18 | 東京エレクトロン株式会社 | ゲート絶縁膜の形成方法ならびにコンピュータ読取可能な記憶媒体およびコンピュータプログラム |
JP4919586B2 (ja) * | 2004-06-14 | 2012-04-18 | 富士通セミコンダクター株式会社 | 半導体装置およびその製造方法 |
JP2006005124A (ja) * | 2004-06-17 | 2006-01-05 | Rohm Co Ltd | 半導体装置の製造方法 |
JP4264039B2 (ja) * | 2004-08-25 | 2009-05-13 | パナソニック株式会社 | 半導体装置 |
JP4564310B2 (ja) * | 2004-09-01 | 2010-10-20 | 株式会社日立国際電気 | 半導体装置の製造方法 |
US7242055B2 (en) * | 2004-11-15 | 2007-07-10 | International Business Machines Corporation | Nitrogen-containing field effect transistor gate stack containing a threshold voltage control layer formed via deposition of a metal oxide |
JP4185056B2 (ja) | 2005-01-26 | 2008-11-19 | 株式会社東芝 | 絶縁膜、および半導体装置 |
JP4664771B2 (ja) | 2005-08-11 | 2011-04-06 | 株式会社東芝 | 半導体装置およびその製造方法 |
JP5216201B2 (ja) * | 2005-09-27 | 2013-06-19 | 株式会社半導体エネルギー研究所 | 半導体装置、半導体装置の作製方法、液晶表示装置、rfidタグ、発光装置及び電子機器 |
JP5039396B2 (ja) * | 2007-02-19 | 2012-10-03 | ローム株式会社 | 半導体装置の製造方法 |
KR100877100B1 (ko) * | 2007-04-16 | 2009-01-09 | 주식회사 하이닉스반도체 | 비휘발성 메모리 소자 제조 방법 |
JP5037242B2 (ja) * | 2007-07-06 | 2012-09-26 | キヤノンアネルバ株式会社 | 半導体素子の製造方法 |
US8012822B2 (en) | 2007-12-27 | 2011-09-06 | Canon Kabushiki Kaisha | Process for forming dielectric films |
US8148275B2 (en) | 2007-12-27 | 2012-04-03 | Canon Kabushiki Kaisha | Method for forming dielectric films |
US8313994B2 (en) * | 2009-03-26 | 2012-11-20 | Tokyo Electron Limited | Method for forming a high-K gate stack with reduced effective oxide thickness |
KR101327136B1 (ko) * | 2011-09-19 | 2013-11-07 | 기아자동차주식회사 | 고강도 변속기기어 및 그 제조방법 |
CN107578994B (zh) | 2011-11-23 | 2020-10-30 | 阿科恩科技公司 | 通过插入界面原子单层改进与iv族半导体的金属接触 |
JP5605354B2 (ja) * | 2011-12-26 | 2014-10-15 | 豊田合成株式会社 | Mis型半導体装置の製造方法 |
KR101494274B1 (ko) * | 2013-11-08 | 2015-02-17 | 주식회사 유진테크 | 사이클릭 박막 증착 방법 및 반도체 제조 방법, 그리고 비휘발성 메모리 셀 |
US10181397B2 (en) | 2015-09-30 | 2019-01-15 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor device and method for forming the same |
US9620611B1 (en) | 2016-06-17 | 2017-04-11 | Acorn Technology, Inc. | MIS contact structure with metal oxide conductor |
WO2018094205A1 (en) | 2016-11-18 | 2018-05-24 | Acorn Technologies, Inc. | Nanowire transistor with source and drain induced by electrical contacts with negative schottky barrier height |
US10629749B2 (en) | 2017-11-30 | 2020-04-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of treating interfacial layer on silicon germanium |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10242461A (ja) * | 1997-02-27 | 1998-09-11 | Sony Corp | 半導体装置およびその製造方法 |
JP2002060944A (ja) * | 2000-04-20 | 2002-02-28 | Internatl Business Mach Corp <Ibm> | 前駆原料混合物、膜付着方法、及び構造の形成 |
US6365467B1 (en) * | 1998-12-30 | 2002-04-02 | Hyundai Electronics Industries Co., Ltd. | Method of forming gate oxide layer in semiconductor device |
JP2002164343A (ja) * | 2000-08-31 | 2002-06-07 | Agere Systems Guardian Corp | 改良した誘電特性を有する電子回路構造 |
JP2002299607A (ja) * | 2001-03-28 | 2002-10-11 | Toshiba Corp | Mis型電界効果トランジスタ及びこれの製造方法 |
Family Cites Families (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6136654A (en) * | 1996-06-07 | 2000-10-24 | Texas Instruments Incorporated | Method of forming thin silicon nitride or silicon oxynitride gate dielectrics |
US6020024A (en) * | 1997-08-04 | 2000-02-01 | Motorola, Inc. | Method for forming high dielectric constant metal oxides |
US6399445B1 (en) | 1997-12-18 | 2002-06-04 | Texas Instruments Incorporated | Fabrication technique for controlled incorporation of nitrogen in gate dielectric |
US6033998A (en) * | 1998-03-09 | 2000-03-07 | Lsi Logic Corporation | Method of forming variable thickness gate dielectrics |
US6001741A (en) * | 1998-04-15 | 1999-12-14 | Lucent Technologies Inc. | Method for making field effect devices and capacitors with improved thin film dielectrics and resulting devices |
US6225168B1 (en) * | 1998-06-04 | 2001-05-01 | Advanced Micro Devices, Inc. | Semiconductor device having metal gate electrode and titanium or tantalum nitride gate dielectric barrier layer and process of fabrication thereof |
JP2000049349A (ja) * | 1998-07-15 | 2000-02-18 | Texas Instr Inc <Ti> | 集積回路に電界効果デバイスを製造する方法 |
US6165849A (en) * | 1998-12-04 | 2000-12-26 | Advanced Micro Devices, Inc. | Method of manufacturing mosfet with differential gate oxide thickness on the same IC chip |
US6187674B1 (en) * | 1998-12-08 | 2001-02-13 | United Microelectronics Corp. | Manufacturing method capable of preventing corrosion and contamination of MOS gate |
US6130155A (en) * | 1999-07-02 | 2000-10-10 | Promos Technologies, Inc. | Method of forming metal lines in an integrated circuit having reduced reaction with an anti-reflection coating |
JP3399413B2 (ja) | 1999-09-13 | 2003-04-21 | 日本電気株式会社 | 酸窒化膜およびその形成方法 |
JP2001257344A (ja) | 2000-03-10 | 2001-09-21 | Toshiba Corp | 半導体装置及び半導体装置の製造方法 |
JP2001332547A (ja) | 2000-03-17 | 2001-11-30 | Toshiba Corp | 半導体装置及び半導体装置の製造方法 |
TW552672B (en) | 2000-04-04 | 2003-09-11 | Agere Syst Guardian Corp | Dual gate semiconductor device having a nitrogen and oxygen containing barrier layer and a method of manufacture therefor |
US6184072B1 (en) * | 2000-05-17 | 2001-02-06 | Motorola, Inc. | Process for forming a high-K gate dielectric |
JP2002043565A (ja) * | 2000-07-26 | 2002-02-08 | Toshiba Corp | 半導体装置の製造方法 |
US6380104B1 (en) | 2000-08-10 | 2002-04-30 | Taiwan Semiconductor Manufacturing Company | Method for forming composite gate dielectric layer equivalent to silicon oxide gate dielectric layer |
JP2002170825A (ja) * | 2000-11-30 | 2002-06-14 | Nec Corp | 半導体装置及びmis型半導体装置並びにその製造方法 |
KR20020056260A (ko) * | 2000-12-29 | 2002-07-10 | 박종섭 | 반도체 소자의 금속 게이트 형성방법 |
US6844604B2 (en) * | 2001-02-02 | 2005-01-18 | Samsung Electronics Co., Ltd. | Dielectric layer for semiconductor device and method of manufacturing the same |
US6770923B2 (en) * | 2001-03-20 | 2004-08-03 | Freescale Semiconductor, Inc. | High K dielectric film |
JP2002314072A (ja) * | 2001-04-19 | 2002-10-25 | Nec Corp | 高誘電体薄膜を備えた半導体装置及びその製造方法並びに誘電体膜の成膜装置 |
JP3773448B2 (ja) * | 2001-06-21 | 2006-05-10 | 松下電器産業株式会社 | 半導体装置 |
US6642131B2 (en) * | 2001-06-21 | 2003-11-04 | Matsushita Electric Industrial Co., Ltd. | Method of forming a silicon-containing metal-oxide gate dielectric by depositing a high dielectric constant film on a silicon substrate and diffusing silicon from the substrate into the high dielectric constant film |
US6743681B2 (en) * | 2001-11-09 | 2004-06-01 | Micron Technology, Inc. | Methods of Fabricating Gate and Storage Dielectric Stacks having Silicon-Rich-Nitride |
JP2003282873A (ja) * | 2002-03-22 | 2003-10-03 | Sony Corp | 半導体装置およびその製造方法 |
-
2002
- 2002-06-27 JP JP2002187596A patent/JP4643884B2/ja not_active Expired - Fee Related
-
2003
- 2003-06-19 AU AU2003244275A patent/AU2003244275A1/en not_active Abandoned
- 2003-06-19 US US10/519,084 patent/US8125016B2/en not_active Expired - Fee Related
- 2003-06-19 CN CNB03815014XA patent/CN100367513C/zh not_active Expired - Fee Related
- 2003-06-19 WO PCT/JP2003/007761 patent/WO2004004014A1/ja active Application Filing
-
2012
- 2012-01-18 US US13/353,089 patent/US8575677B2/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10242461A (ja) * | 1997-02-27 | 1998-09-11 | Sony Corp | 半導体装置およびその製造方法 |
US6365467B1 (en) * | 1998-12-30 | 2002-04-02 | Hyundai Electronics Industries Co., Ltd. | Method of forming gate oxide layer in semiconductor device |
JP2002060944A (ja) * | 2000-04-20 | 2002-02-28 | Internatl Business Mach Corp <Ibm> | 前駆原料混合物、膜付着方法、及び構造の形成 |
JP2002164343A (ja) * | 2000-08-31 | 2002-06-07 | Agere Systems Guardian Corp | 改良した誘電特性を有する電子回路構造 |
JP2002299607A (ja) * | 2001-03-28 | 2002-10-11 | Toshiba Corp | Mis型電界効果トランジスタ及びこれの製造方法 |
Non-Patent Citations (2)
Title |
---|
H.-J. CHO ET AL., 2001, INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, article "Novel nitrogen profile engineering for improved TaN/HfO2/Si MOSFET performance", pages: 655 - 658, XP001075606 * |
HAG-JU CHO ET AL.: "Structural and electrical properties of HfO2 with top nitrogen incorporated layer", IEEE ELECTRON DEVICE LETTERS, vol. 23, no. 5, May 2002 (2002-05-01), pages 249 - 251, XP001104309 * |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2006023373A1 (en) * | 2004-08-18 | 2006-03-02 | Tokyo Electron Limited | A method and system for modifying a gate dielectric stack containing a high-k layer using plasma processing |
US7163877B2 (en) | 2004-08-18 | 2007-01-16 | Tokyo Electron Limited | Method and system for modifying a gate dielectric stack containing a high-k layer using plasma processing |
JP2008510319A (ja) * | 2004-08-18 | 2008-04-03 | 東京エレクトロン株式会社 | プラズマ処理を用いて高誘電率層を有するゲート誘電体積層体を改善する方法及びシステム |
WO2007040057A1 (ja) * | 2005-10-04 | 2007-04-12 | Nec Corporation | 半導体装置 |
US7812412B2 (en) | 2005-10-04 | 2010-10-12 | Nec Corporation | Semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
JP2004031760A (ja) | 2004-01-29 |
US8575677B2 (en) | 2013-11-05 |
US20050247985A1 (en) | 2005-11-10 |
CN100367513C (zh) | 2008-02-06 |
AU2003244275A1 (en) | 2004-01-19 |
US8125016B2 (en) | 2012-02-28 |
JP4643884B2 (ja) | 2011-03-02 |
US20120181632A1 (en) | 2012-07-19 |
CN1663051A (zh) | 2005-08-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4643884B2 (ja) | 半導体装置およびその製造方法 | |
US7679148B2 (en) | Semiconductor device, production method and production device thereof | |
JP4492783B2 (ja) | 半導体装置及びその製造方法 | |
KR100237798B1 (ko) | 반도체장치의 제조방법 | |
US7119407B2 (en) | Semiconductor device and manufacturing method thereof | |
US7473994B2 (en) | Method of producing insulator thin film, insulator thin film, method of manufacturing semiconductor device, and semiconductor device | |
JP2004111447A (ja) | 半導体装置及びその製造方法 | |
KR101142405B1 (ko) | 유전체막, 유전체막을 이용한 반도체 디바이스 제조방법, 및 반도체 제조기기 | |
US7923360B2 (en) | Method of forming dielectric films | |
US7939396B2 (en) | Base oxide engineering for high-K gate stacks | |
KR101027350B1 (ko) | 다층의 블록킹막을 구비하는 비휘발성메모리장치 및 그제조 방법 | |
JP3399413B2 (ja) | 酸窒化膜およびその形成方法 | |
WO2004107451A1 (ja) | Mis型電界効果トランジスタを備える半導体装置及びその製造方法並びに金属酸化膜の形成方法 | |
JP2004193413A (ja) | 不揮発性半導体記憶装置及びその製造方法 | |
JP4358504B2 (ja) | 不揮発性半導体記憶装置の製造方法 | |
JP2008072001A (ja) | 半導体装置及びその製造方法 | |
WO2007040057A1 (ja) | 半導体装置 | |
WO2004097925A1 (ja) | 半導体装置の製造方法 | |
JP2004207560A (ja) | 半導体装置およびその製造方法 | |
JPWO2006009025A1 (ja) | 半導体装置及び半導体装置の製造方法 | |
JP4639000B2 (ja) | Mis型半導体装置及びその製造方法 | |
JP2004247474A (ja) | 半導体装置及びその製造方法並びに成膜方法 | |
US20070034974A1 (en) | Semiconductor device and manufacturing method thereof | |
US20050189598A1 (en) | Logic embedded-memory integrated circuits | |
JP2004006455A (ja) | 半導体装置およびその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 10519084 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2003815014X Country of ref document: CN |
|
122 | Ep: pct application non-entry in european phase |