WO2002061754A1 - Memoire a semi-conducteur et procede d'introduction de mode de fonctionnement - Google Patents

Memoire a semi-conducteur et procede d'introduction de mode de fonctionnement Download PDF

Info

Publication number
WO2002061754A1
WO2002061754A1 PCT/JP2002/000728 JP0200728W WO02061754A1 WO 2002061754 A1 WO2002061754 A1 WO 2002061754A1 JP 0200728 W JP0200728 W JP 0200728W WO 02061754 A1 WO02061754 A1 WO 02061754A1
Authority
WO
WIPO (PCT)
Prior art keywords
operating mode
semiconductor memory
operation mode
entering
entered
Prior art date
Application number
PCT/JP2002/000728
Other languages
English (en)
French (fr)
Inventor
Hiroyuki Takahashi
Takato Shimoyama
Takashi Kusakari
Original Assignee
Nec Electronics Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nec Electronics Corporation filed Critical Nec Electronics Corporation
Priority to KR10-2003-7010132A priority Critical patent/KR20030078900A/ko
Priority to US10/467,031 priority patent/US6925016B2/en
Priority to EP02710406A priority patent/EP1367593A4/en
Publication of WO2002061754A1 publication Critical patent/WO2002061754A1/ja
Priority to US11/133,974 priority patent/US7145812B2/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1045—Read-write mode select circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
PCT/JP2002/000728 2001-02-01 2002-01-30 Memoire a semi-conducteur et procede d'introduction de mode de fonctionnement WO2002061754A1 (fr)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR10-2003-7010132A KR20030078900A (ko) 2001-02-01 2002-01-30 반도체 메모리 및 그 동작 모드의 엔트리 방법
US10/467,031 US6925016B2 (en) 2001-02-01 2002-01-30 Semiconductor memory and method for entering its operation mode
EP02710406A EP1367593A4 (en) 2001-02-01 2002-01-30 SEMICONDUCTOR MEMORY AND METHOD FOR ENTERING IN ITS OPERATING MODE
US11/133,974 US7145812B2 (en) 2001-02-01 2005-05-20 Semiconductor memory device and method of entry of operation modes thereof

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2001026148 2001-02-01
JP2001-26148 2001-02-01
JP2002-16951 2002-01-25
JP2002016951A JP3737437B2 (ja) 2001-02-01 2002-01-25 半導体メモリ及びその動作モードのエントリー方法

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US10467031 A-371-Of-International 2002-01-30
US11/133,974 Division US7145812B2 (en) 2001-02-01 2005-05-20 Semiconductor memory device and method of entry of operation modes thereof

Publications (1)

Publication Number Publication Date
WO2002061754A1 true WO2002061754A1 (fr) 2002-08-08

Family

ID=26608810

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2002/000728 WO2002061754A1 (fr) 2001-02-01 2002-01-30 Memoire a semi-conducteur et procede d'introduction de mode de fonctionnement

Country Status (7)

Country Link
US (2) US6925016B2 (ja)
EP (1) EP1367593A4 (ja)
JP (1) JP3737437B2 (ja)
KR (1) KR20030078900A (ja)
CN (1) CN1329921C (ja)
TW (1) TW548651B (ja)
WO (1) WO2002061754A1 (ja)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4707255B2 (ja) * 2001-04-26 2011-06-22 ルネサスエレクトロニクス株式会社 半導体記憶装置
JP4381013B2 (ja) * 2003-03-17 2009-12-09 富士通マイクロエレクトロニクス株式会社 半導体記憶装置
US7793037B2 (en) * 2005-05-31 2010-09-07 Intel Corporation Partial page scheme for memory technologies
JP4778321B2 (ja) * 2006-01-30 2011-09-21 富士通セミコンダクター株式会社 半導体メモリ、メモリシステム
JP2007200504A (ja) * 2006-01-30 2007-08-09 Fujitsu Ltd 半導体メモリ、メモリコントローラ及び半導体メモリの制御方法
JP5096131B2 (ja) * 2007-12-27 2012-12-12 ルネサスエレクトロニクス株式会社 半導体記憶装置
JP5262246B2 (ja) 2008-03-31 2013-08-14 富士通セミコンダクター株式会社 半導体記憶装置およびメモリシステム
JP5229059B2 (ja) * 2009-03-31 2013-07-03 富士通株式会社 半導体記憶装置及びその制御方法
KR101163035B1 (ko) * 2009-09-04 2012-07-09 에스케이하이닉스 주식회사 데이터 라인 구동 회로
US8004870B2 (en) * 2009-12-24 2011-08-23 Winbond Electronics Corp. Memory chips and judgment circuits thereof
KR101796116B1 (ko) 2010-10-20 2017-11-10 삼성전자 주식회사 반도체 장치, 이를 포함하는 메모리 모듈, 메모리 시스템 및 그 동작방법
JP5514095B2 (ja) * 2010-12-24 2014-06-04 ルネサスエレクトロニクス株式会社 半導体記憶装置
KR20120074897A (ko) * 2010-12-28 2012-07-06 에스케이하이닉스 주식회사 모드레지스터세트를 구비하는 반도체 메모리 장치
JP2016208231A (ja) * 2015-04-21 2016-12-08 日本電気株式会社 論理回路、及び設定回路の制御方法
US9531352B1 (en) 2015-06-24 2016-12-27 Intel Corporation Latched comparator circuit
KR102321793B1 (ko) 2015-08-12 2021-11-08 삼성전자주식회사 플렉시블 리프레쉬 스킵 영역을 운영하는 반도체 메모리 장치
CN116917991A (zh) * 2021-05-20 2023-10-20 华为技术有限公司 存储器芯片及其控制方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62180398U (ja) * 1986-04-30 1987-11-16
JPH06267297A (ja) * 1993-03-10 1994-09-22 Toshiba Corp ダイナミック型半導体メモリ
JPH10511205A (ja) * 1995-05-26 1998-10-27 マクロニクス インターナショナル カンパニー リミテッド プログラムロードサイクルを終了させるためのプロトコルを有する浮遊ゲートメモリデバイス

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR960003526B1 (ko) * 1992-10-02 1996-03-14 삼성전자주식회사 반도체 메모리장치
JPH0644196B2 (ja) 1986-02-04 1994-06-08 日本電気株式会社 極パラメ−タ値抽出装置
US5506726A (en) 1993-08-02 1996-04-09 Tahira; Tadao Binoculars and camera with binoculars
US5778440A (en) 1994-10-26 1998-07-07 Macronix International Co., Ltd. Floating gate memory device and method for terminating a program load cycle upon detecting a predetermined address/data pattern
JP4000206B2 (ja) * 1996-08-29 2007-10-31 富士通株式会社 半導体記憶装置
US5956748A (en) * 1997-01-30 1999-09-21 Xilinx, Inc. Asynchronous, dual-port, RAM-based FIFO with bi-directional address synchronization
KR100306966B1 (ko) * 1998-08-04 2001-11-30 윤종용 동기형버스트반도체메모리장치
JP3883087B2 (ja) 1998-11-09 2007-02-21 富士通株式会社 半導体記憶装置及び半導体メモリ回路
JP4748828B2 (ja) * 1999-06-22 2011-08-17 ルネサスエレクトロニクス株式会社 半導体記憶装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62180398U (ja) * 1986-04-30 1987-11-16
JPH06267297A (ja) * 1993-03-10 1994-09-22 Toshiba Corp ダイナミック型半導体メモリ
JPH10511205A (ja) * 1995-05-26 1998-10-27 マクロニクス インターナショナル カンパニー リミテッド プログラムロードサイクルを終了させるためのプロトコルを有する浮遊ゲートメモリデバイス

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1367593A4 *

Also Published As

Publication number Publication date
CN1329921C (zh) 2007-08-01
EP1367593A4 (en) 2007-07-11
US20040080993A1 (en) 2004-04-29
US6925016B2 (en) 2005-08-02
US20050216676A1 (en) 2005-09-29
EP1367593A1 (en) 2003-12-03
TW548651B (en) 2003-08-21
CN1491418A (zh) 2004-04-21
KR20030078900A (ko) 2003-10-08
JP3737437B2 (ja) 2006-01-18
JP2002304883A (ja) 2002-10-18
US7145812B2 (en) 2006-12-05

Similar Documents

Publication Publication Date Title
WO2002061754A1 (fr) Memoire a semi-conducteur et procede d'introduction de mode de fonctionnement
US6674686B2 (en) Method and apparatus for read operation and write operation in semiconductor memory device
US6434660B1 (en) Emulating one tape protocol of flash memory to a different type protocol of flash memory
KR100613941B1 (ko) 커맨드당 포스트된 라이트를 갖는 메모리 장치
US20030158981A1 (en) Memory bus polarity indicator system and method for reducing the affects of simultaneous switching outputs (SSO) on memory bus timing
WO2002039460A3 (en) Full-speed bist controller for testing embedded synchronous memories
WO2004061689A3 (en) Two dimensional data eye centering for source synchronous data transfers
US20060104150A1 (en) Semiconductor memory device
JP2005508531A (ja) オンチップ・バックグラウンド・デバッグシステムを有するデータ処理システム及びその方法
US6996016B2 (en) Echo clock on memory system having wait information
JP2010166565A (ja) パラレルインターフェース方法、該方法を遂行するための装置
KR100922412B1 (ko) 반도체 기억 장치의 제어 방법 및 반도체 기억 장치
JP2659436B2 (ja) 半導体記憶装置
USRE41879E1 (en) Semiconductor memory device
US20020145930A1 (en) Semiconductor integrated circuit
KR100360409B1 (ko) 명령 및 어드레스 전용 스트로브 신호를 이용하는 반도체메모리장치 및 이의 명령 및 어드레스 입력방법
WO2004084127A1 (ja) メモリカードおよびその初期化設定方法
WO2003090231A3 (en) Method of performing access to a single-port memory device, memory access device, integrated circuit device and method of use of an integrated circuit device
CN100437824C (zh) 用于掩盖写入振荡的数据传送控制设备及其方法
US6550015B1 (en) Scalable virtual timer architecture for efficiently implementing multiple hardware timers with minimal silicon overhead
EP2109026A2 (en) Computer system and method for automatically overclocking
WO2004003714A3 (en) Circuit for detection of internal microprocessor watchdog device execution and method for resetting microprocessor system
US7062593B2 (en) Circuit system and method for data transmission between LPC devices
US5617534A (en) Interface protocol for testing of a cache memory
US7395399B2 (en) Control circuit to enable high data rate access to a DRAM with a plurality of areas

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): CN KR US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): DE FR GB IT

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 1020037010132

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 10467031

Country of ref document: US

Ref document number: 028044983

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 2002710406

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1020037010132

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2002710406

Country of ref document: EP

WWR Wipo information: refused in national office

Ref document number: 1020037010132

Country of ref document: KR

WWW Wipo information: withdrawn in national office

Ref document number: 2002710406

Country of ref document: EP