WO2002019340A1 - Memoire semi-conducteur et procede de rafraichissement associe - Google Patents

Memoire semi-conducteur et procede de rafraichissement associe Download PDF

Info

Publication number
WO2002019340A1
WO2002019340A1 PCT/JP2001/007487 JP0107487W WO0219340A1 WO 2002019340 A1 WO2002019340 A1 WO 2002019340A1 JP 0107487 W JP0107487 W JP 0107487W WO 0219340 A1 WO0219340 A1 WO 0219340A1
Authority
WO
WIPO (PCT)
Prior art keywords
cell array
blocks
semiconductor storage
word line
refreshed
Prior art date
Application number
PCT/JP2001/007487
Other languages
English (en)
French (fr)
Inventor
Hiroyuki Takahashi
Atsushi Nakagawa
Yoshiyuki Katou
Hideo Inaba
Noriaki Komatsu
Takuya Hirota
Masahiro Yoshida
Original Assignee
Nec Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nec Corporation filed Critical Nec Corporation
Priority to KR10-2003-7002848A priority Critical patent/KR20030028827A/ko
Priority to US10/363,298 priority patent/US6944081B2/en
Priority to EP01961213A priority patent/EP1335383A4/en
Publication of WO2002019340A1 publication Critical patent/WO2002019340A1/ja

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
PCT/JP2001/007487 2000-08-31 2001-08-30 Memoire semi-conducteur et procede de rafraichissement associe WO2002019340A1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
KR10-2003-7002848A KR20030028827A (ko) 2000-08-31 2001-08-30 반도체 기억장치 및 그 리프레싱 방법
US10/363,298 US6944081B2 (en) 2000-08-31 2001-08-30 Semiconductor storage and its refreshing method
EP01961213A EP1335383A4 (en) 2000-08-31 2001-08-30 SEMICONDUCTOR MEMORY AND RELATED COOLING METHOD

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2000264547 2000-08-31
JP2000-264547 2000-08-31

Publications (1)

Publication Number Publication Date
WO2002019340A1 true WO2002019340A1 (fr) 2002-03-07

Family

ID=18751949

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2001/007487 WO2002019340A1 (fr) 2000-08-31 2001-08-30 Memoire semi-conducteur et procede de rafraichissement associe

Country Status (6)

Country Link
US (1) US6944081B2 (ja)
EP (1) EP1335383A4 (ja)
KR (1) KR20030028827A (ja)
CN (1) CN100576347C (ja)
TW (1) TW517235B (ja)
WO (1) WO2002019340A1 (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1316381C (zh) * 2003-02-10 2007-05-16 海力士半导体有限公司 自更新装置及方法

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI262504B (en) * 2003-04-15 2006-09-21 Ibm Dynamic semiconductor memory device
WO2004095466A1 (ja) 2003-04-23 2004-11-04 Fujitsu Limited 半導体記憶装置
US6958944B1 (en) * 2004-05-26 2005-10-25 Taiwan Semiconductor Manufacturing Co., Ltd. Enhanced refresh circuit and method for reduction of DRAM refresh cycles
US7652922B2 (en) * 2005-09-30 2010-01-26 Mosaid Technologies Incorporated Multiple independent serial link memory
US7385858B2 (en) * 2005-11-30 2008-06-10 Mosaid Technologies Incorporated Semiconductor integrated circuit having low power consumption with self-refresh
JP4282695B2 (ja) * 2006-07-07 2009-06-24 エルピーダメモリ株式会社 半導体記憶装置
US7916536B2 (en) * 2007-07-26 2011-03-29 Micron Technology, Inc. Programming based on controller performance requirements
KR20090124506A (ko) * 2008-05-30 2009-12-03 삼성전자주식회사 피크 전류를 감소시키기 위한 리프레쉬 회로를 가지는반도체 메모리 장치 및 그에 따른 워드라인 액티베이팅방법
US8407400B2 (en) * 2008-11-12 2013-03-26 Micron Technology, Inc. Dynamic SLC/MLC blocks allocations for non-volatile memory
JP4913878B2 (ja) 2009-05-27 2012-04-11 ルネサスエレクトロニクス株式会社 ワード線選択回路、ロウデコーダ
US8854882B2 (en) 2010-01-27 2014-10-07 Intelligent Intellectual Property Holdings 2 Llc Configuring storage cells
US8661184B2 (en) 2010-01-27 2014-02-25 Fusion-Io, Inc. Managing non-volatile media
US9245653B2 (en) 2010-03-15 2016-01-26 Intelligent Intellectual Property Holdings 2 Llc Reduced level cell mode for non-volatile memory
KR102107470B1 (ko) 2013-02-07 2020-05-07 삼성전자주식회사 메모리 장치 및 메모리 장치의 리프레시 방법
US9165623B2 (en) * 2013-10-13 2015-10-20 Taiwan Semiconductor Manufacturing Company Limited Memory arrangement
US10186313B2 (en) * 2016-04-28 2019-01-22 Taiwan Semiconductor Manufacturing Company, Ltd. Memory macro disableable input-output circuits and methods of operating the same

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62188095A (ja) * 1986-02-14 1987-08-17 Toshiba Corp 半導体記憶装置の制御回路
JPH0489694A (ja) * 1990-07-25 1992-03-23 Hitachi Ltd 半導体集積回路
JPH07192491A (ja) * 1993-11-18 1995-07-28 Samsung Electron Co Ltd 半導体メモリ装置のロー冗長方法及びそのための回路
JPH09180442A (ja) * 1995-12-25 1997-07-11 Fujitsu Ltd 揮発性メモリ装置及びそのリフレッシュ方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6216294A (ja) * 1985-07-16 1987-01-24 Fuji Xerox Co Ltd メモリ装置
JP2875806B2 (ja) 1989-01-17 1999-03-31 株式会社日立製作所 半導体記憶装置
KR940003400B1 (ko) 1991-08-27 1994-04-21 삼성전자 주식회사 반도체 기억장치
JP3365570B2 (ja) 1993-10-07 2003-01-14 株式会社日立製作所 半導体メモリ回路
JP3569315B2 (ja) 1994-09-01 2004-09-22 株式会社ルネサステクノロジ 同期型半導体記憶装置
JPH08227597A (ja) 1995-02-21 1996-09-03 Mitsubishi Electric Corp 半導体記憶装置
JPH1083694A (ja) 1996-09-06 1998-03-31 Nec Corp 半導体記憶装置および半導体記憶装置の駆動方法
US6111808A (en) * 1998-03-02 2000-08-29 Hyundai Electronics Industries Co., Ltd. Semiconductor memory device
JP2001067898A (ja) * 1999-08-30 2001-03-16 Mitsubishi Electric Corp 半導体記憶装置

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62188095A (ja) * 1986-02-14 1987-08-17 Toshiba Corp 半導体記憶装置の制御回路
JPH0489694A (ja) * 1990-07-25 1992-03-23 Hitachi Ltd 半導体集積回路
JPH07192491A (ja) * 1993-11-18 1995-07-28 Samsung Electron Co Ltd 半導体メモリ装置のロー冗長方法及びそのための回路
JPH09180442A (ja) * 1995-12-25 1997-07-11 Fujitsu Ltd 揮発性メモリ装置及びそのリフレッシュ方法

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1335383A4 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1316381C (zh) * 2003-02-10 2007-05-16 海力士半导体有限公司 自更新装置及方法

Also Published As

Publication number Publication date
CN1452773A (zh) 2003-10-29
US20040041173A1 (en) 2004-03-04
TW517235B (en) 2003-01-11
KR20030028827A (ko) 2003-04-10
US6944081B2 (en) 2005-09-13
EP1335383A4 (en) 2004-09-15
EP1335383A1 (en) 2003-08-13
CN100576347C (zh) 2009-12-30

Similar Documents

Publication Publication Date Title
US6603701B2 (en) Semiconductor memory apparatus having cell blocks and column drivers with a column address decoding module and a column drive enable signal generation module arranged to effectively reduce chip size
WO2002019340A1 (fr) Memoire semi-conducteur et procede de rafraichissement associe
US7551502B2 (en) Semiconductor device
KR960038983A (ko) 반도체기억장치와 메모리시스템
EP0333207A3 (en) Mask rom with spare memory cells
KR970051182A (ko) 반도체 기억 장치
WO2004112041A3 (en) Low power manager for standby operation
EP1434231A3 (en) Magnetic random access memory and data read method thereof
MX9502241A (es) Dispositivo semiconductor de memoria para obtener un ancho de banda grande o alto y metodo para arreglar las lineas de señales para el mismo.
EP1150211A3 (en) Redundant memory cell for dynamic random access memories having twisted bit line architectures
TW333645B (en) The semiconductor memory device
US20050068840A1 (en) Methods of selectively activating word line segments enabled by row addresses and semiconductor memory devices having partial activation commands of word line
US6982917B2 (en) DRAM partial refresh circuits and methods
KR960038971A (ko) 트리플 포트 반도체 메모리장치
JP2002074938A (ja) 半導体記憶装置
JP4216322B2 (ja) デュアルアクセスｄｒａｍ、集積回路メモリ、および、複数のｄｒａｍサブアレイを有する集積回路メモリを動作させる方法
JP2002343086A5 (ja)
US7196962B2 (en) Packet addressing programmable dual port memory devices and related methods
US6965528B2 (en) Memory device having high bus efficiency of network, operating method of the same, and memory system including the same
EP0902434A3 (en) Hierarchical column select line architecture for multi-bank drams and method therefor
WO2003032322A2 (en) Adjustable memory self-timing circuit
TW200501163A (en) Semiconductor memory device capable of accessing data in continuous burst mode regardless of location of accessed data
US20200183791A1 (en) Voltaile memory device and method for efficient bulk data movement, backup operation in the volatile memory device
US6529402B1 (en) Low power static memory
US5027329A (en) Addressing for large dynamic RAM

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): CN KR US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): DE FR GB IT

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 1020037002848

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 018150292

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 2001961213

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1020037002848

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 10363298

Country of ref document: US

WWP Wipo information: published in national office

Ref document number: 2001961213

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 2001961213

Country of ref document: EP

WWR Wipo information: refused in national office

Ref document number: 1020037002848

Country of ref document: KR