US20100245335A1 - Liquid crystal display device, driving method of the same, and electronic device including the same - Google Patents

Liquid crystal display device, driving method of the same, and electronic device including the same Download PDF

Info

Publication number
US20100245335A1
US20100245335A1 US12/731,203 US73120310A US2010245335A1 US 20100245335 A1 US20100245335 A1 US 20100245335A1 US 73120310 A US73120310 A US 73120310A US 2010245335 A1 US2010245335 A1 US 2010245335A1
Authority
US
United States
Prior art keywords
transistor
wiring
signal
circuit
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/731,203
Other languages
English (en)
Inventor
Hajime Kimura
Atsushi Umezaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Assigned to SEMICONDUCTOR ENERGY LABORATORY CO., LTD. reassignment SEMICONDUCTOR ENERGY LABORATORY CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KIMURA, HAJIME, UMEZAKI, ATSUSHI
Publication of US20100245335A1 publication Critical patent/US20100245335A1/en
Priority to US15/893,770 priority Critical patent/US10964281B2/en
Priority to US17/212,060 priority patent/US11514871B2/en
Priority to US17/991,964 priority patent/US20230090062A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3266—Details of drivers for scan electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3685—Details of drivers for data electrodes
    • G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0404—Matrix technologies
    • G09G2300/0417—Special arrangements specific to the use of low carrier mobility technology
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0267—Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0286—Details of a shift registers arranged for use in a driving circuit
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/04—Maintaining the quality of display appearance
    • G09G2320/043—Preventing or counteracting the effects of ageing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving

Definitions

  • the present invention relates to a semiconductor device, a display device, a liquid crystal display device, a method for driving these devices, and a method for manufacturing these devices.
  • the present invention particularly relates to a semiconductor device, a display device, and a liquid crystal display device which include driver circuits formed over the same substrates as pixel portions, and a method for driving these devices. Further, the present invention relates to an electronic device including the semiconductor device, the display device, or the liquid crystal display device.
  • Patent Documents 1 and 2 and Non-patent Document 1 each disclose a shift register in which degradation of transistors which have a function of making the level of an output signal from a flip flop the L level (L for Low) can be suppressed (hereinafter such a transistor is also referred to as a pull-down transistor).
  • a pull-down transistor two pull-down transistors are used. These two pull-down transistors are connected between an output terminal of a flip flop and a wiring to which VSS (also referred to as negative power supply) is supplied.
  • one pull-down transistor and the other pull-down transistor are alternately turned on (i.e., it can also be said that one pull-down transistor and the other pull-down transistor alternately go into an on state). Accordingly, the time during which each of the pull-down transistors is on is reduced, so that degradation of characteristics of the pull-down transistors can be suppressed.
  • Patent Document 1 Japanese Published Patent Application No. 2005-050502
  • Patent Document 2 Japanese Published Patent Application No. 2006-024350
  • Non-Patent Document 1 Yong Ho Jang et al., “Integrated Gate Driver Circuit Using a-Si TFT with Dual Pull-down Structure”, Proceedings of The 11th International Display Workshops 2004, pp. 333-336
  • the potential of a gate of a transistor for controlling an output signal to set its level to High (hereinafter also referred to as a pull-up transistor) is higher than a positive power supply voltage or the potential of a clock signal at a High level in some cases. Therefore, high voltage is applied, to the pull-up transistor in some cases. Alternatively, in other cases, high voltage is applied to a transistor which is connected to the gate of the pull-up transistor. Alternatively, in some cases, the channel width of a transistor included in a shift register is large so that the shift register operates even when the transistor deteriorates.
  • a gate and a source or a drain of the transistor are likely to be short-circuited.
  • parasitic capacitance of transistors included in the shift register is increased.
  • it is an object to suppress deterioration of characteristics of a transistor.
  • it is an object to reduce the channel width of a transistor.
  • it is an object to suppress deterioration of characteristics of a pull-up transistor or to reduce the channel width of the pull-up transistor.
  • it is an object to increase the amplitude of an output signal.
  • it is an object to increase a time during which a transistor included in a pixel is on.
  • it is an object to improve insufficient writing of a signal to a pixel.
  • it is an object to shorten a falling time of an output signal.
  • it is an object to shorten a rising time of an output signal.
  • it is an object to prevent a video signal for a pixel in one row from being written to a pixel in a different row.
  • it is an object to reduce variations in a falling time of an output signal from a driver circuit.
  • it is an object to uniform feedthrough in pixel transistors.
  • it is an object to reduce crosstalk.
  • it is an object to reduce the layout area. Alternatively, it is an object to reduce the size of a frame of a display device. Alternatively, according to one embodiment of the present invention, it is an object to realize higher definition of a display device. Alternatively, according to one embodiment of the present invention, it is an object to increase an yield. Alternatively, according to one embodiment of the present invention, it is an object to reduce manufacturing costs. Alternatively, according to one embodiment of the present invention, it is an object to reduce distortion of an output signal. Alternatively, according to one embodiment of the present invention, it is an object to reduce delay of an output signal. Alternatively, according to one embodiment of the present invention, it is an object to reduce power consumption.
  • it is an object to decrease the current supply capability of an external circuit.
  • it is an object to reduce the size of an external circuit or the size of a display device including the external circuit. Note that the description of these objects does not preclude the existence of other objects. Further, one embodiment of the present invention does not necessarily achieve all the above objects.
  • One embodiment of the present invention is a liquid crystal display device including a driver circuit to which a first input signal, a second input signal, and a third input signal are input and from which an output signal is output; and a pixel in which a liquid crystal element is included and a voltage applied to the liquid crystal element is set in accordance with the output signal.
  • the driver circuit includes a first switch, a second switch, a third switch, and a fourth switch.
  • the first switch and the second switch are turned on and off in accordance with the third input signal.
  • the third switch controls whether to set a potential state of the output signal by being turned on or off in accordance with the first input signal, input of which is controlled by turning on and off of the first switch.
  • the fourth switch controls whether to set a potential state of the output signal by being turned on or off in accordance with the second input signal, input of which is controlled by turning on and off of the second switch.
  • One embodiment of the present invention is a liquid crystal display device including a driver circuit to which a first input signal, a second input signal, and a third input signal are input and from which an output signal is output; and a pixel in which a liquid crystal element is included and a voltage applied to the liquid crystal element is set in accordance with the output signal.
  • the driver circuit includes a first transistor having a gate, a source, and a drain; a second transistor having a gate, a source and a drain; a third transistor having a gate, a source, and a drain; and a fourth transistor having a gate, a source, and a drain.
  • the third input signal is input to the gate of the first transistor, and the first input signal is input to one of the source and the drain of the first transistor.
  • the third input signal is input to the gate of the second transistor, and the second input signal is input to one of the source and the drain of the second transistor.
  • the gate of the third transistor is electrically connected to the other of the source and the drain of the first transistor, and a potential state of the output signal is controlled by turning on and off of the third transistor.
  • the gate of the fourth transistor is electrically connected to the other of the source and the drain of the second transistor, and a potential state of the output signal is controlled by turning on and off of the fourth transistor.
  • One embodiment of the present invention is a liquid crystal display device including a driver circuit to which a first input signal, a second input signal, a third input signal, and a fourth input signal are input and from which an output signal is output; and a pixel in which a liquid crystal element is included and a voltage applied to the liquid crystal element is set in accordance with the output signal.
  • the driver circuit includes a first wiring to which the first input signal is input; a second wiring to which the second input signal is input; a third wiring to which the third input signal is input; a fourth wiring to which the fourth input signal is input; a first transistor having a gate, a source, and a drain; a second transistor having a gate, a source, and a drain; a third transistor having a gate, a source, and a drain; a fourth transistor having a gate, a source, and a drain; and a fifth wiring.
  • the gate of the first transistor is electrically connected to the third wiring and one of the source and the drain of the first transistor is electrically connected to the first wiring.
  • the gate of the second transistor is electrically connected to the third wiring and one of the source and the drain of the second transistor is electrically connected to the second wiring.
  • the gate of the third transistor is electrically connected to the other of the source and the drain of the first transistor and one of the source and the drain of the third transistor is electrically connected to the fourth wiring.
  • the gate of the fourth transistor is electrically connected to the other of the source and the drain of the second transistor and one of the source and the drain of the fourth transistor is electrically connected to the fourth wiring.
  • the fifth wiring is electrically connected to the other of the source and the drain of the third transistor and the other of the source and the drain of the fourth transistor, and a potential applied to the fifth wiring is equal to the potential of the output signal.
  • One embodiment of the present invention is a liquid crystal display device including a driver circuit to which a first input signal, a second input signal, a third input signal, and a fourth input signal are input and from which an output signal is output; and a pixel in which a liquid crystal element is included and a voltage applied to the liquid crystal element is set in accordance with the output signal.
  • the driver circuit includes a first wiring to which the first input signal is input; a second wiring to which the second input signal is input; a third wiring to which the third input signal is input; a fourth wiring to which the fourth input signal is input; a first transistor having a gate, a source, and a drain; a second transistor having a gate, a source, and a drain; a third transistor having a gate, a source, and a drain; a fourth transistor having a gate, a source, and a drain; and a fifth wiring.
  • the gate and one of the source and the drain of the first transistor are electrically connected to the first wiring.
  • the gate and one of the source and the drain of the second transistor are electrically connected to the second wiring.
  • the gate of the third transistor is electrically connected to the other of the source and the drain of the first transistor and one of the source and the drain of the third transistor is electrically connected to the third wiring.
  • the gate of the fourth transistor is electrically connected to the other of the source and the drain of the second transistor and one of the source and the drain of the fourth transistor is electrically connected to the fourth wiring.
  • the fifth wiring is electrically connected to the other of the source and the drain of the third transistor and the other of the source and the drain of the fourth transistor, and a potential applied to the fifth wiring is equal to the potential of the output signal.
  • One embodiment of the present invention is a liquid crystal display device including a driver circuit to which a first input signal and a second input signal are input and from which an output signal is output; and a pixel in which a liquid crystal element is included and a voltage applied to the liquid crystal element is set in accordance with the output signal.
  • the driver circuit includes a first wiring to which the first input signal is input; a second wiring to which the second input signal is input; a first transistor having a gate, a source, and a drain; a second transistor having a gate, a source, and a drain; a third transistor having a gate, a source, and a drain; a fourth transistor having a gate, a source, and a drain; and a third wiring.
  • the gate and one of the source and the drain of the first transistor are electrically connected to the first wiring.
  • the gate and one of the source and the drain of the second transistor are electrically connected to the second wiring.
  • the gate and one of the source and the drain of the third transistor are electrically connected to the other of the source and the drain of the first transistor.
  • the gate and one of the source and the drain of the fourth transistor are electrically connected to the other of the source and the drain of the second transistor.
  • the third wiring is electrically connected to the other of the source and the drain of the third transistor and the other of the source and the drain of the fourth transistor, and a potential applied to the third wiring is equal to the potential of the output signal.
  • the channel width of the third transistor can be equal to the channel width of the fourth transistor.
  • the channel width of the first transistor can be smaller than the channel width of the third transistor, and the channel width of the second transistor can be smaller than the channel width of the fourth transistor.
  • One embodiment of the present invention is a liquid crystal display device including a driver circuit to which a first input signal and a second input signal are input and from which an output signal is output; and a pixel in which a liquid crystal element is included and a voltage applied to the liquid crystal element is set in accordance with the output signal.
  • the driver circuit includes a first wiring to which the first input signal is input; a second wiring to which the second input signal is input; a first transistor having a gate, a source, and a drain; a second transistor having a gate, a source, and a drain; a first diode having an positive electrode and a negative electrode; a second diode having an positive electrode and a negative electrode; and a third wiring.
  • the gate and one of the source and the drain of the first transistor are electrically connected to the first wiring.
  • the gate and one of the source and the drain of the second transistor are electrically connected to the second wiring.
  • the positive electrode of the first diode is electrically connected to the other of the source and the drain of the first transistor.
  • the positive electrode of the second diode is electrically connected to the other of the source and the drain of the second transistor.
  • the third wiring is electrically connected to the negative electrode of the first diode and the negative electrode of the second diode and a potential applied to the third wiring is equal to the potential of the output signal.
  • the channel width of the first transistor can be equal to the channel width of the second transistor.
  • One embodiment of the present invention is an electronic device including at least the liquid crystal display device disclosed in any of the above and an operation switch for controlling operation of the liquid crystal display device.
  • switches can be used as a switch.
  • Examples of a switch are an electrical switch, a mechanical switch, and the like. That is, there is no particular limitation on the kind of switch as long as it can control the flow of current.
  • switch examples include a transistor (e.g., a bipolar transistor or a MOS transistor), a diode (e.g., a PN diode, a PIN diode, a Schottky diode, a metal-insulator-metal (MIM) diode, a metal-insulator-semiconductor (MIS) diode, or a diode-connected transistor), or a logic circuit combining such elements.
  • MEMS micro electro mechanical system
  • DMD digital micromirror device
  • Such a switch includes an electrode which can be moved mechanically, and controls electrical connection or non-electrical-connection with the movement of the electrode.
  • CMOS switch may be employed as a switch by using both n-channel and p-channel transistors.
  • a display element a display device which is a device having a display element, a light-emitting element, and a light-emitting device which is a device having a light-emitting element can use various types and can include various elements.
  • a display element, a display device, a light-emitting element, and a light-emitting device can include a display medium in which contrast, luminance, reflectivity, transmittance, or the like is changed by an electromagnetic action, such as an EL (electroluminescent) element (e.g., an EL element including organic and inorganic materials, an organic EL element, or an inorganic EL element), an LED (e.g., a white LED, a red LED, a green LED, or a blue LED), a transistor (e.g., a transistor that emits light corresponding to a current), an electron emitter, a liquid crystal element, electronic ink, an electrophoresis element, a grating light valve (GLV), a digital micromirror device (DMD), or a carbon nanotube can be used.
  • an EL electroluminescent
  • an EL element electroluminescent element
  • an LED e.g., a white LED, a red LED,
  • examples of display devices can be a plasma display and a piezoelectric ceramic display.
  • display devices having EL elements include an EL display and the like.
  • display devices having electron emitters include a field emission display (FED), an SED-type flat panel display (SED: surface-conduction electron-emitter display), and the like.
  • display devices having liquid crystal elements include a liquid crystal display (e.g., a transmissive liquid crystal display, a transflective liquid crystal display, a reflective liquid crystal display, a direct-view liquid crystal display, or a projection liquid crystal display) and the like.
  • display devices having electronic ink or electrophoretic elements include electronic paper.
  • liquid crystal elements is an element which controls transmission and non-transmission of light by optical modulation action of liquid crystals.
  • Such an element can be formed using a pair of electrodes and a liquid crystal layer. Note that the optical modulation action of liquid crystals is controlled by an electric field applied to the liquid crystal (including a lateral electric field, a vertical electric field and a diagonal electric field).
  • liquid crystals can be used for a liquid crystal element: a nematic liquid crystal, a cholesteric liquid crystal, a smectic liquid crystal, a discotic liquid crystal, a thermotropic liquid crystal, a lyotropic liquid crystal, a low molecular weight liquid crystal, a high molecular weight liquid crystal, a PDLC (polymer dispersed liquid crystal), a ferroelectric liquid crystal, an anti-ferroelectric liquid crystal, a main chain type liquid crystal, a side chain type polymer liquid crystal, a plasma addressed liquid crystal (PALC), a banana-shaped liquid crystal.
  • a nematic liquid crystal a cholesteric liquid crystal, a smectic liquid crystal, a discotic liquid crystal, a thermotropic liquid crystal, a lyotropic liquid crystal, a low molecular weight liquid crystal, a high molecular weight liquid crystal, a PDLC (polymer dispersed liquid crystal), a ferroelectric liquid crystal, an anti-ferro
  • TN twisted nematic
  • STN super twisted nematic
  • IPS in-plane-switching
  • FFS far-field switching
  • MVA multi-domain vertical alignment
  • PVA patterned vertical alignment
  • ASV advanced super view
  • ASM axially symmetric aligned microcell
  • OCB optical compensated birefringence
  • ECB electrically controlled birefringence
  • FLC ferrroelectric liquid crystal
  • AFLC anti-ferroelectric liquid crystal
  • PDLC polymer dispersed liquid crystal
  • guest-host mode a blue-phase mode.
  • transistors with various structures can be used. Therefore, there is no limitation to the kinds of transistors to be used.
  • a thin film transistor including a non-single crystal semiconductor film typified by amorphous silicon, polycrystalline silicon, microcrystalline (also referred to as microcrystal, nanocrystal, or semi-amorphous) silicon, or the like can be used.
  • a transistor including a compound semiconductor or an oxide semiconductor such as ZnO, a-InGaZnO, SiGe, GaAs, IZO (indium zinc oxide), ITO (indium tin oxide), SnO, TiO, or AlZnSnO (AZTO), a thin film transistor obtained by thinning such a compound semiconductor or an oxide semiconductor, or the like can be given.
  • a compound semiconductor or an oxide semiconductor such as ZnO, a-InGaZnO, SiGe, GaAs, IZO (indium zinc oxide), ITO (indium tin oxide), SnO, TiO, or AlZnSnO (AZTO)
  • a transistor formed by using an inkjet method or a printing method, or the like can be given.
  • a transistor As an example of a transistor, a transistor or the like including an organic semiconductor or a carbon nanotube can be given.
  • transistors with various structures can be used.
  • a MOS transistor, a junction transistor, a bipolar transistor, or the like can be used as a transistor.
  • a multi-gate structure having two or more gate electrodes can be used.
  • a transistor with a structure where gate electrodes are formed above and below a channel can be used.
  • a transistor with a structure where a gate electrode is formed above a channel region, a structure where a gate electrode is formed below a channel region, a staggered structure, an inverted staggered structure, a structure where a channel region is divided into a plurality of regions, or a structure where channel regions are connected in parallel or in series can be given.
  • a transistor with a structure where a source electrode or a drain electrode may overlap with a channel region (or part of it) can be given.
  • a transistor with a structure where an LDD region is provided may be applied.
  • the kind of substrate for forming a transistor and a transistor can be formed using a variety of kinds of substrate.
  • a semiconductor substrate e.g., a silicon substrate
  • an SOI substrate e.g., a glass substrate
  • a quartz substrate e.g., a glass substrate
  • a plastic substrate e.g., a metal substrate
  • a stainless steel substrate e.g., a substrate including a stainless steel foil
  • tungsten substrate e.g., tungsten foil
  • a flexible substrate e.g., an attachment film, paper including a fibrous material, a base material film, or the like
  • an attachment film e.g., paper including a fibrous material, a base material film, or the like
  • a barium borosilicate glass substrate, an aluminoborosilicate glass substrate, soda lime glass substrate, or the like can be given.
  • a flexible synthetic resin such as plastics typified by polyethylene terephthalate (PET), polyethylene naphthalate (PEN), and polyether sulfone (PES), or acrylic can be used, for example.
  • PET polyethylene terephthalate
  • PEN polyethylene naphthalate
  • PES polyether sulfone
  • acrylic acrylic
  • an attachment film are an attachment film formed using polypropylene, polyester, vinyl, polyvinyl fluoride, polyvinyl chloride, and the like.
  • a base film are a base film formed using polyester, polyamide, polyimide, inorganic vapor deposition film, paper, and the like.
  • a transistor when a transistor is formed using a semiconductor substrate, a single crystal substrate, an SOI substrate, or the like, a transistor with few variations in characteristics, size, shape, or the like, high current supply capability, and a small size can be formed.
  • power consumption of the circuit can be reduced or the circuit can be highly integrated.
  • the transistor may be formed using one substrate, and then, the transistor may be transferred to another substrate.
  • a substrate to which a transistor is transferred are, in addition to the above-described substrate over which the transistor can be formed, a paper substrate, a cellophane substrate, a stone substrate, a wood substrate, a cloth substrate (including a natural fiber (e.g., silk, cotton, or hemp), a synthetic fiber (e.g., nylon, polyurethane, or polyester), a regenerated fiber (e.g., acetate, cupra, rayon, or regenerated polyester), or the like), a leather substrate, a rubber substrate, and the like.
  • a substrate improvement in electrical characteristics of a transistor or reduction in power consumption of the transistor can be achieved. Further, improvement in reliability, improvement in heat resistance, reduction in weight, or reduction in thickness of a device which includes the transistor can be achieved.
  • all the circuits which are necessary to realize a desired function can be formed using one substrate (e.g., a glass substrate, a plastic substrate, a single crystal substrate, or an SOI substrate). In this manner, cost can be reduced by reduction in the number of component parts or reliability can be improved by reduction in the number of connection to circuit components.
  • one substrate e.g., a glass substrate, a plastic substrate, a single crystal substrate, or an SOI substrate.
  • not all the circuits which are necessary to realize the predetermined function are needed to be formed using one substrate. That is, part of the circuits which are necessary to realize the predetermined function may be formed using one substrate and another part of the circuits which are necessary to realize the predetermined function may be formed using another substrate. For example, part of the circuits which are necessary to realize the predetermined function may be formed over a glass substrate and another part of the circuits which are necessary to realize the predetermined function may be formed using a single crystal substrate.
  • the single crystal substrate provided with the another part of the circuits which are necessary to realize the predetermined function may be connected to a glass substrate by COG (chip on glass) so that the single crystal substrate provided with the circuit (also referred to as an IC chip) can be provided for the glass substrate.
  • the IC chip can be connected to the glass substrate by using TAB (tape automated bonding), COF (chip on film), SMT (surface mount technology), a printed substrate, or the like.
  • a circuit in a portion where a driving voltage is high, a circuit in a portion where a driving frequency is high, or the like consumes much power in many cases. Therefore, such a circuit is formed over a substrate (e.g., a single crystal substrate) which is different from a substrate over which the pixel portion is formed, so that an IC chip is formed. By the use of this IC chip, increase in power consumption can be prevented.
  • a substrate e.g., a single crystal substrate
  • a transistor may be, for example, an element having at least three terminals: a gate, a drain, and a source.
  • the element has a channel region between a drain region and a source region. Current can flow through the drain region, the channel region, and the source region.
  • a source and a drain may change depending on a structure, operating conditions, and the like of the transistor, it is difficult to define which is the source or the drain. Therefore, in some cases, a region functioning as the source or the drain is not called the source or the drain.
  • one of the source and the drain is referred to as a first terminal, a first electrode, or a first region
  • the other of the source and the drain is referred to as a second terminal, a second electrode, or a second region in some cases
  • a gate is referred to as a third terminal or a third electrode in some cases.
  • a transistor may be an element including at least three terminals: a base, an emitter and a collector.
  • one of the emitter and the collector is referred to as a first terminal, a first electrode, or a first region
  • the other of the emitter and the collector is referred to as a second terminal, a second electrode, or a second region in some cases.
  • a gate can be rephrased as a base.
  • each of A and B is an object (e.g., a device, an element, a circuit, a wiring, an electrode, a terminal, a conductive film, or a layer). Accordingly, another element may be provided in the connections shown in the drawings and texts, without being limited to a predetermined connection, for example, the connection shown in the drawings and texts.
  • one or more elements that enable electrical connection between A and B may be connected between A and B.
  • a switch e.g., a transistor, a capacitor, an inductor, a resistor, or a diode
  • a and B when A and B are electrically connected, one or more elements that enable electrical connection between A and B (e.g., a switch, a transistor, a capacitor, an inductor, a resistor, or a diode) may be connected between A and B.
  • one or more circuits that enable functional connection between A and B may be connected between A and B.
  • a logic circuit such as an inverter, a NAND circuit, or a NOR circuit
  • a signal converter circuit such as a DA converter circuit, an AD converter circuit, or a gamma correction circuit
  • a potential level converter circuit such as a power supply circuit (e.g., a step-up voltage circuit or a step-down voltage circuit) or a level shifter circuit for changing a potential level of a signal
  • a voltage source e.g., a step-up voltage circuit or a step-down voltage circuit
  • a level shifter circuit for changing a potential level of a signal
  • a voltage source e.g., a current source; a switching circuit
  • an amplifier circuit such as a circuit that can increase signal amplitude, the amount of current, or the like (e.g., an operational amplifier, a differential amplifier circuit, a source follower circuit, or a buffer circuit), a signal
  • a and B are electrically connected
  • the case where A and B are electrically connected i.e., the case where A and B are connected with another element or another circuit provided therebetween
  • the case where A and B are functionally connected i.e., the case where A and B are functionally connected with another circuit provided therebetween
  • the case where A and B are directly connected i.e., the case where A and B are connected without another element or another circuit provided therebetween
  • the description is the same as the case where it is explicitly only described that A and B are connected.
  • each of A and B is an object (e.g., a device, an element, a circuit, a wiring, an electrode, a terminal, a conductive film, or a layer).
  • a layer B when it is explicitly described that a layer B is formed on (or over) a layer A, it includes both the case where the layer B is formed in direct contact with the layer A; and the case where another layer (e.g., a layer C or a layer D) is formed in direct contact with the layer A, and the layer B is formed in direct contact with the layer C or D.
  • another layer e.g., the layer C or the layer D
  • the case where a layer B is formed above a layer A includes the case where the layer B is formed in direct contact with the layer A and the case where another layer (such as a layer C and a layer D) is formed in direct contact with the layer A and the layer B is formed in direct contact with the layer C or the D.
  • another layer e.g., a layer C or a layer D
  • B when it is explicitly described that B is formed over, on, or above A, B may be formed diagonally above A. Note that the same can be said when it is explicitly described that B is formed below or under A.
  • a diagram schematically illustrates an ideal example, and embodiments of the present invention are not limited to the shape or the value illustrated in the diagram. For example, the following can be included: variation in shape due to a manufacturing technique or dimensional deviation; or variation in signal, voltage, or current due to noise or difference in timing.
  • first, second, and third are used for distinguishing various elements, members, regions, layers, and areas from others. Therefore, the terms such as first, second, and third do not limit the number of elements, members, regions, layers, areas, or the like. Further, for example, “first” can be replaced with “second”, “third”, or the like.
  • “over” can refer to the direction described by “under” in addition to the direction described by “over”.
  • “over” can refer to other directions described by “laterally”, “right”, “left”, “obliquely”, “back”, “front”, “inside”, “outside”, and “in” in addition to the directions described by “over” and “under” because a device in a diagram can be rotated in a variety of directions. That is, the terms for describing spatial arrangement can be construed adequately depending on the situation.
  • One embodiment of the present invention includes a first switch connecting a first wiring and a second wiring and a second switch connecting the first wiring and the second wiring.
  • the first switch is on and the second switch is off in a first period.
  • the first switch is off and the second switch is off in a second period.
  • the first switch is off and the second switch is on in a third period.
  • the first switch is off and the second switch is off in a fourth period.
  • One embodiment of the present invention includes a first path and a second path between a first wiring and a second wiring.
  • the first wiring and the second wiring are brought into electrical contact through the first path in a first period.
  • the first wiring and the second wiring are electrically disconnected in a second period.
  • the first wiring and the second wiring are electrically connected through the second path in a third period.
  • the first wiring and the second wiring are electrically disconnected in a fourth period.
  • One embodiment of the present invention includes a first transistor and a second transistor.
  • a first terminal of the first transistor is connected to a first wiring, a second terminal of the first transistor is connected to a second wiring, and a gate of the first transistor is connected to a third wiring.
  • a first terminal of the second transistor is connected to the first wiring, a second terminal of the second transistor is connected to the second wiring, and a gate of the second transistor is connected to a fourth wiring.
  • One embodiment of the present invention includes a first transistor and a second transistor.
  • the first transistor is on and the second transistor is off in a first period.
  • the first transistor is off and the second transistor is on in a second period.
  • the first transistor is off and the second transistor is on in a third period.
  • the first transistor is off and the second transistor is on in a fourth period.
  • One embodiment of the present invention includes a first transistor, a second transistor, and a third transistor.
  • a first terminal of the first transistor is connected to a first wiring
  • a second terminal of the first transistor is connected to a second wiring
  • a gate of the first transistor is connected to a third wiring.
  • a first terminal of the second transistor is connected to the first wiring
  • a second terminal of the second transistor is connected to the second wiring
  • a gate of the second transistor is connected to a fourth wiring.
  • a first terminal of the third transistor is connected to a fifth wiring
  • a second terminal of the third transistor is connected to the second wiring
  • a gate of the third transistor is connected to a sixth wiring.
  • deterioration in characteristics of a transistor can be suppressed.
  • the channel width of a transistor can be reduced.
  • suppression of deterioration in characteristics of a pull-up transistor or reduction in channel width of a pull-up transistor can be achieved.
  • a layout area can be reduced.
  • the size of a frame of a display device can be reduced.
  • a high-definition display device can be obtained.
  • an yield can be increased.
  • manufacturing costs can be reduced.
  • power consumption can be reduced.
  • current supply capability of an external circuit can be reduced.
  • size of an external circuit or the size of a display device including the external circuit can be reduced.
  • FIGS. 1A , 1 C, 1 E, and 1 G are examples of a circuit diagram of a semiconductor device in Embodiment 1 and FIGS. 1B , 1 D, and 1 F are examples of a schematic view for illustrating operation of the semiconductor device in Embodiment 1.
  • FIG. 2A is an example of a timing chart for illustrating operation of a semiconductor device in Embodiment 1
  • FIGS. 2B , 2 D, and 2 F are examples of a circuit diagram of the semiconductor device in Embodiment 1
  • FIGS. 2C , 2 E, and 2 G are examples of a schematic view for illustrating the operation of the semiconductor device in Embodiment 1.
  • FIG. 3 is an example of a timing chart for illustrating operation of a semiconductor device in Embodiment 1.
  • FIGS. 4A and 4B are examples of a circuit diagram of a semiconductor device in Embodiment 2 and FIG. 4C is an example of a timing chart for illustrating operation of the semiconductor device in Embodiment 2.
  • FIGS. 5A to 5E are examples of a schematic view for illustrating operation of a semiconductor device in Embodiment 2 and FIG. 5F is an example of a circuit diagram of the semiconductor device in Embodiment 2.
  • FIGS. 6A to 6E are examples of a schematic view for illustrating operation of a semiconductor device in Embodiment 2.
  • FIGS. 7A and 7B are examples of a timing chart for illustrating operation of a semiconductor device in Embodiment 2.
  • FIGS. 8A to 8F are examples of a circuit diagram of a semiconductor device in Embodiment 2.
  • FIGS. 9A to 9F are examples of a circuit diagram of a semiconductor device in Embodiment 2.
  • FIGS. 10A to 10H are examples of a schematic view for illustrating operation of a semiconductor device in Embodiment 2.
  • FIGS. 11A to 11F are examples of a circuit diagram of a semiconductor device in Embodiment 2.
  • FIGS. 12A to 12F are examples of a circuit diagram of a semiconductor device in Embodiment 2.
  • FIG. 13A is an example of a circuit diagram of a semiconductor device in Embodiment 2 and FIG. 13B is an example of a timing chart for illustrating operation of the semiconductor device in Embodiment 2.
  • FIG. 14 is an example of a circuit diagram of a semiconductor device in Embodiment 3.
  • FIGS. 15A and 15B are examples of a circuit diagram of a semiconductor device in Embodiment 3.
  • FIGS. 16A to 16C are examples of a schematic view for illustrating operation of a semiconductor device in Embodiment 3.
  • FIGS. 17A to 17C are examples of a schematic view for illustrating operation of a semiconductor device in Embodiment 3.
  • FIGS. 18A to 18C are examples of a circuit diagram of a semiconductor device in Embodiment 3.
  • FIGS. 19A to 19C are examples of a circuit diagram of a semiconductor device in Embodiment 3.
  • FIGS. 20A and 20B are examples of a circuit diagram of a semiconductor device in Embodiment 3.
  • FIG. 21 is an example of a circuit diagram of a semiconductor device in Embodiment 3.
  • FIGS. 22A to 22D are examples of circuit diagrams of a semiconductor device in Embodiment 3.
  • FIGS. 23A to 23D are examples of a circuit diagram of a semiconductor device in Embodiment 3.
  • FIGS. 24A to 24D are examples of a circuit diagram of a semiconductor device in Embodiment 3.
  • FIGS. 25A and 25B are examples of a circuit diagram of a semiconductor device in Embodiment 3.
  • FIG. 26 is an example of a circuit diagram of a shift register in Embodiment 4.
  • FIG. 27 is an example of a timing chart for illustrating operation of a shift register in Embodiment 4.
  • FIGS. 28A and 28B are examples of a timing chart for illustrating operation of a shift register in Embodiment 4.
  • FIG. 29 is an example of a circuit diagram of a shift register in Embodiment 4.
  • FIGS. 30A and 30B are examples of a block diagram of a display device in Embodiment 5.
  • FIGS. 31A to 31E are examples of a block diagram of a display device in Embodiment 5.
  • FIG. 32A is an example of a circuit diagram of a signal line driver circuit in Embodiment 6 and FIG. 32B is an example of a timing chart for illustrating operation of the signal driver circuit in Embodiment 6.
  • FIG. 33A is an example of a circuit diagram of a pixel in Embodiment 7 and
  • FIGS. 33B and 33C are examples of a timing chart for illustrating operation of the pixel in Embodiment 7.
  • FIGS. 34A to 34C are examples of a circuit diagram of a pixel in Embodiment 7.
  • FIG. 35A is an example of a top view of a cross-sectional view of a display device in Embodiment 8 and FIGS. 35B and 35C are examples of a cross-sectional view of the display device in Embodiment 8.
  • FIGS. 36A to 36C are examples of a cross-sectional view of a transistor in Embodiment 9.
  • FIGS. 37A to 37E are examples of a cross-sectional view for illustrating manufacturing steps of a transistor in Embodiment 10.
  • FIG. 38 is an example of a layout view of a semiconductor device in Embodiment 11.
  • FIGS. 39A to 39H are examples of diagrams each illustrating an electronic device in Embodiment 12.
  • FIGS. 40A to 40H are examples of diagrams each illustrating an electronic device in Embodiment 12.
  • FIG. 41 is an example of a circuit diagram of a semiconductor device in Embodiment 3.
  • FIGS. 42A and 42B are diagrams each showing a result of verification of a semiconductor device in Embodiment 3.
  • a content described in the embodiment is a content described with reference to a variety of diagrams or a content described with a paragraph disclosed in this specification.
  • part of the diagram or the text is taken out, and one embodiment of the invention can be constituted.
  • the context taken out from part of the diagram or the text is also disclosed as one embodiment of the invention, and one embodiment of the invention can be constituted.
  • a diagram e.g., a cross-sectional view, a plan view, a circuit diagram, a block diagram, a flow chart, a process diagram, a perspective view, a cubic diagram, a layout diagram, a timing chart, a structure diagram, a schematic view, a graph, a list, a ray diagram, a vector diagram, a phase diagram, a waveform chart, a photograph, or a chemical formula
  • active elements e.g., transistors or diodes
  • wirings e.g., passive elements
  • conductive layers insulating layers, semiconductor layers, organic materials, inorganic materials, components, substrates, modules, devices, solids, liquids, gases, operating methods, manufacturing methods, or the like are described
  • part of the diagram or the text is taken out, and one embodiment of the invention can be constituted.
  • the semiconductor device in this embodiment can be used for a variety of kinds of driver circuit, for example, a shift register, a gate driver, or a source driver. Note that the semiconductor device in this embodiment can also be referred to as a driver circuit or a circuit.
  • the semiconductor device in FIG. 1A includes a plurality of switches: switches 11 _ 1 and 11 _ 2 .
  • the switches 11 _ 1 and 11 _ 2 connects a wiring 111 and a wiring 112 .
  • this embodiment is not limited to this example.
  • the semiconductor device can include three or more switches.
  • a signal OUT is output from the wiring 111 .
  • the signal OUT can have a first potential state and a second potential state, for example.
  • the signal OUT is a digital signal having two states of the H level (also referred to as a High level) and the L level (also referred to as a Low level) in many cases, and can function as an output signal.
  • the wiring 111 can function as a signal line.
  • the wiring 111 can be arranged so as to extend to a pixel portion.
  • the wiring 111 can be connected to a pixel.
  • the wiring 111 in the case of a liquid crystal display device, a structure in which the wiring 111 is connected to a pixel including a liquid crystal element and a voltage applied to the liquid crystal element is set in accordance with the potential of the wiring 111 can be employed.
  • the wiring 111 can be connected to a gate of a transistor (e.g., a selection transistor or a switching transistor) included in a pixel.
  • the signal OUT can function as a selection signal, a transfer signal, a start signal, a reset signal, a gate signal, or a scan signal. Therefore, the wiring 111 can function as a gate signal line (a gate line) or a scan line.
  • a signal CK 1 is input to the wiring 112 .
  • the signal CK 1 can have a first potential state and a second potential state, for example.
  • the signal CK 1 is a digital signal which repeatedly switch between the H level and the L level in many cases and can function as a clock signal. Therefore, the wiring 112 can function as a signal line or a clock signal line.
  • this embodiment is not limited to this example.
  • a variety of signals, voltages, or currents can be input to the wiring 111 or the wiring 112 .
  • a voltage is supplied to the wiring 111 or the wiring 112 so that the wiring 111 or the wiring 112 can function as a power supply line.
  • the first potential state that is, the potential of a signal in the L level
  • the second potential state that is, the potential of a signal in the H level
  • V 2 is higher than V 1
  • this embodiment is not limited thereto, and the potential of the signal in the L level can be lower or higher than V 1 .
  • the potential of the signal in the H level can be lower or higher than V 2 .
  • a signal is referred to as a signal in the H level
  • there is the case where the potential of the signal is lower than V 2 or the case where the signal is higher than V 2 depending on a circuit configuration.
  • a signal is referred to as a signal in the L level
  • the potential of the signal is lower than V 1 or the case where the signal is higher than V 1 depending on a circuit configuration
  • a value includes a variety of errors such as an error due to noise, an error due to variations in a process, an error due to variations in steps of manufacturing an element, and/or a measurement error.
  • a voltage refers to the difference between potentials of two points (also referred to as the potential difference), and a potential refers to electrostatic energy (electric potential energy) that a unit charge in an electrostatic field has at one point.
  • a difference between the potential of the one point and a potential used as reference also referred to as a reference potential
  • both the value of a voltage and the value of a potential are represented by volt (V) in a circuit diagram; therefore, it is hard to distinguish voltage and potential. Therefore, in the document (the specification and the scope of claims) of this application, voltage is sometimes treated as a value even in the case of only one point is considered, unless otherwise specified.
  • the signal CK 1 can be a balanced signal or an unbalanced signal.
  • a balanced signal is a signal whose period in which the signal is the H level and whose period in which the signal is in the L level in one cycle have approximately the same length.
  • An unbalanced signal is a signal whose period in which the signal is the H level and whose period in which the signal is in the L level in one cycle have different lengths. Note that the term “different” here does not include a range of the term “approximately the same”.
  • the switches 11 _ 1 and 11 _ 2 have a function of controlling an electrical continuity state between the wiring 111 and the wiring 112 . Accordingly, as shown in FIG. 1B , there are a plurality of paths of paths 21 _ 1 and 21 _ 2 between the wirings 111 and 112 . Alternatively, the switches 11 _ 1 and 11 _ 2 have a function of controlling whether to set the potential state of the signal OUT. However, this embodiment is not limited to this example. The switches 11 _ 1 and 11 _ 2 can have a variety of functions other than the above.
  • a path between a wiring A (e.g., the wiring 111 ) and a wiring B (e.g., the wiring 112 )” includes the case where a switch connects the wiring A and the wiring B.
  • this embodiment is not limited thereto, and a variety of elements (e.g., a transistor, a diode, a resistor, or a capacitor) or a variety of circuits (e.g., a buffer circuit, an inverter circuit, or a shift register) other than a switch can connect the wirings A and B. Accordingly, an element such as a resistor or a transistor can be connected in series or in parallel with the switch 11 _ 1 , for example.
  • FIG. 1A Next, operation of the semiconductor device in FIG. 1A will be described with reference to a timing chart in FIG. 2A .
  • this embodiment is not limited to this example.
  • the semiconductor device in FIG. 1A can be controlled at a variety of timings.
  • the timing chart in FIG. 2A shows the waveform of the signal CK 1 , the waveform of a state (ON or OFF) of the switch 11 _ 1 , the waveform of a state (ON or OFF) of the switch 11 _ 2 , and the waveform of the signal OUT.
  • the timing chart in FIG. 2A includes a plurality of periods, and each period has a plurality of sub-periods.
  • the timing chart in FIG. 2A includes a plurality of periods (hereinafter a period is also referred to as a frame period) T 1 and of periods T 2 .
  • a period T 1 includes a plurality of sub-periods (hereinafter a sub-period is also referred to as one gate selection period) A 1 , B 1 , C 1 , D 1 , and E 1 .
  • the period T 2 includes a plurality of sub-periods A 2 , B 2 , C 2 , D 2 , and E 2 .
  • this embodiment is not limited to this example.
  • the timing chart in FIG. 2A can include a different period other than a period T 1 and a period T 2 , or one of a period T 1 and a period T 2 can be eliminated.
  • a period T 1 can include a variety of periods other than the periods A 1 to E 1 , or any of the periods A 1 to E 1 can be eliminated.
  • a period T 2 can include a variety of periods other than the periods A 2 to E 2 , or any of the periods A 2 to E 2 can be eliminated.
  • the semiconductor device in FIG. 1A alternately performs operation of a period T 1 and operation of a period T 2 , for example.
  • this embodiment is not limited to this example.
  • the semiconductor device in FIG. 1A can perform the operations of a period T 1 and a period T 2 in a variety of orders.
  • the semiconductor device in FIG. 1A repeats operation of the period D 1 and operation of the period E 1 until the switch 11 _ 1 is turned on. Then, when the switch 11 _ 1 is turned on, the semiconductor device in FIG. 1A sequentially performs operation of the period A 1 , operation of the period B 1 , and operation of the period C 1 . After that, the semiconductor device in FIG. 1A repeats the operation of the period D 1 and the operation of the period E 1 until the switch 11 _ 1 is turned on again.
  • this embodiment is not limited to this example.
  • the semiconductor device in FIG. 1A can perform the operations of the periods A 1 to E 1 in a variety of orders.
  • the semiconductor device in FIG. 1A repeats operation of the period D 2 and operation of the period E 2 until the switch 11 _ 2 is turned on. Then, when the switch 11 _ 2 is turned on, the semiconductor device in FIG. 1A sequentially performs operation of the period A 2 , operation of the period B 2 , and operation of the period C 2 . After that, the semiconductor device in FIG. 1A repeats the operation of the period D 2 and the operation of the period E 2 until the switch 11 _ 2 is turned on again.
  • this embodiment is not limited to this example.
  • the semiconductor device in FIG. 1A can perform the operations of the periods A 2 to E 2 in a variety of orders.
  • the switch 11 _ 1 is on or off and the switch 11 _ 2 is off.
  • the switch 11 _ 1 is on and the switch 11 _ 2 is off. Therefore, as shown in FIG. 2E , the path 21 _ 1 is in conduction and the path 21 _ 2 is out of conduction. Then, a signal (e.g., the signal CK 1 in the L level) input to the wiring 112 is supplied to the wiring 111 through the switch 11 _ 1 . Thus, the signal OUT goes into the L level.
  • a signal e.g., the signal CK 1 in the L level
  • the switch 11 _ 1 is kept on and the switch 11 _ 2 is kept off. Therefore, as shown in FIG. 2E , the path 21 _ 1 is kept in conduction and the path 21 _ 2 is kept out of conduction. Then, a signal (e.g., the signal CK 1 in the H level) input to the wiring 112 is supplied to the wiring 111 through the switch 11 _ 1 . Thus, the signal OUT goes into the H level.
  • a signal e.g., the signal CK 1 in the H level
  • the switch 11 _ 1 is off and the switch 11 _ 2 is kept off. Therefore, as shown in FIG. 2C , the path 21 _ 1 is brought out of conduction and the path 21 _ 2 is kept out of conduction. Then, since the wiring 111 and the wiring 112 are kept out of electrical continuity, a signal (e.g., the signal CK 1 in the L level) input to the wiring 112 is not supplied to the wiring 111 .
  • a signal e.g., the signal CK 1 in the L level
  • the timing when the switch 11 _ 1 is turned off comes after the timing when the signal CK 1 goes into the L level in many cases. Therefore, before the switch 11 _ 1 is turned off, a signal (e.g., the signal CK 1 in the L level) input to the wiring 112 is supplied to the wiring 111 through the switch 11 _ 1 in many cases. Thus, the signal OUT goes into the L level.
  • this embodiment is not limited to this example. A signal in the L level or the voltage V 1 can be supplied to the wiring 111 .
  • the switch 11 _ 1 and the switch 11 _ 2 are kept off. Therefore, as shown in FIG. 2C , the path 21 _ 1 and the path 21 _ 2 are kept out of conduction. Therefore, since the wiring 111 and the wiring 112 are out of electrical continuity, a signal input to the wiring 112 is not supplied to the wiring 111 . Accordingly, the signal OUT remains at the L level.
  • the switch 11 _ 1 is off and the switch 11 _ 2 is on or off.
  • the switch 11 _ 1 is off and the switch 11 _ 2 is on. Therefore, as shown in FIG. 2G , the path 21 _ 1 is out of conduction and the path 21 _ 2 is in conduction. Then, a signal (e.g., the signal CK 1 in the L level) input to the wiring 112 is supplied to the wiring 111 through the switch 11 _ 2 . Thus, the signal OUT goes into the L level.
  • a signal e.g., the signal CK 1 in the L level
  • the switch 11 _ 1 is kept off and the switch 112 is kept on. Therefore, as shown in FIG. 2G , the path 21 _ 1 is kept out of conduction and the path 21 _ 2 is kept in conduction. Then, a signal (e.g., the signal CK 1 in the H level) input to the wiring 112 is supplied to the wiring 111 through the switch 11 _ 2 . Thus, the signal OUT is in the H level.
  • a signal e.g., the signal CK 1 in the H level
  • the switch 11 _ 1 is kept off and the switch 112 is off. Therefore, as shown in FIG. 2C , the path 21 _ 1 is kept out of conduction and the path 212 is out of conduction. Then, since the wiring 111 and the wiring 112 are out of electrical continuity, a signal (e.g., the signal CK 1 in the L level) input to the wiring 112 is not supplied to the wiring 111 .
  • a signal e.g., the signal CK 1 in the L level
  • the timing when the switch 112 is turned off comes after the timing when the signal CK 1 goes into the L level in many cases. Therefore, before the switch 11 _ 2 is turned off, a signal (e.g., the signal CK 1 in the L level) input to the wiring 112 is supplied to the wiring 111 through the switch 11 _ 2 in many cases. Thus, the signal OUT goes into the L level.
  • this embodiment is not limited to this example. A signal in the L level or the voltage V 1 can be supplied to the wiring 111 .
  • the switch 11 _ 1 and the switch 11 _ 2 are kept off. Therefore, as shown in FIG. 2C , the path 21 _ 1 and the path 21 _ 2 are kept out of conduction. Therefore, since the wiring 111 and the wiring 112 are out of electrical continuity, a signal input to the wiring 112 is not supplied to the wiring 111 . Accordingly, the signal OUT remains at the L level.
  • a variety of advantages can be obtained.
  • the wiring 111 has a function of a gate signal line or a scan line, or in the case where the wiring 111 is connected to a pixel
  • a video signal stored in the pixel is adversely influenced by the waveform of the signal OUT in some cases.
  • the potential of the signal OUT is not increased to V 2
  • the length of time during which a transistor (e.g., a selection transistor or a switching transistor) included in the pixel is on is shorter. As a result, writing of the video signal to the pixel becomes deficient and display quality is decreased in some cases.
  • the period B 1 can be referred to as a selection period and each of the period A 1 , the period C 1 , the period D 1 , and the period E 1 can be referred to as non-selection period.
  • the period B 2 can be referred to as a selection period and each of the period A 2 , the period C 2 , the period D 2 , and the period E 2 can be referred to as non-selection period.
  • a period in which the switch 11 _ 1 is on (the period A 1 and the period A 2 ) can be referred to as a first period
  • a period in which the switch 11 _ 1 is off (the period C 1 , the period D 1 , and the period E 1 ) can be referred to as a second period
  • each of the period A 2 and the period B 2 can be referred to as a third period
  • each of the period C 2 , the period D 2 , and the period E 2 can be referred to as a fourth period.
  • period T 1 and the period T 2 each can be referred to as a frame period, and the periods A 1 to E 1 and the period A 2 to E 2 each can be referred to as a sub-period or one gate selection period.
  • a period or a sub-period can be rephrased as step, process, or operation.
  • the period D 1 and the period E 1 can be arranged so as to be repeated in this order before the period A 1 .
  • the period D 2 and the period E 2 can be arranged so as to be repeated in this order before the period A 2 .
  • this embodiment is not limited to this example.
  • the switch 11 _ 1 and the switch 11 _ 2 can be on in the same period.
  • the path 21 _ 1 and the path 21 _ 2 are in conduction in the same period. Therefore, a signal which is input to the wiring 112 is supplied to the wiring 111 through the switch 11 _ 1 and the switch 11 _ 2 .
  • this embodiment is not limited to this example.
  • the semiconductor device can include a plurality of switches 11 _ 1 to 11 _N (N is a natural number of 2 or more).
  • the switches 11 _ 1 to 11 _N connect the wiring 111 and the wiring 112 .
  • the switches 11 _ 1 to 11 _N have functions similar to that of the switch 11 _ 1 or the switch 11 _ 2 . Therefore, as shown in FIG. 1F , there are paths 21 _ 1 to 21 _N between the wiring 111 and the wiring 112 .
  • a plurality of periods including periods T 1 to TN can exist as shown in FIG. 3 .
  • the periods T 1 to TN are sequentially arranged.
  • this embodiment is not limited to this example.
  • the periods T 1 to TN can be arranged in a variety of orders.
  • any of the periods T 1 to TN can be eliminated.
  • the periods T 1 to TN can each include a plurality of sub-periods.
  • the period Ti i is any one of 1 to N
  • the switches 11 _ 1 to 11 _N except the switch 11 _i are off.
  • the switch 11 _i is on in the period Ai and the period Bi of the period Ti
  • the switch 11 _i is off in the period Ci, the period Di, and the period Ei of the period Ti.
  • N when N is a large number, the number of times when each of the switches is turned on or the length of time during which each of the switches is on can be reduced. However, when N is a too large number, the number of switches is increased too much and the circuit scale becomes larger. Therefore, it is preferable that N be 6 or less. It is more preferable that N be 4 or less. It is further preferable that N be 3 or 2. However, this embodiment is not limited to this example.
  • the wiring 112 can be divided into a plurality of wirings 112 A and 112 B.
  • the switch 11 _ 1 can connect the wiring 111 and the wiring 112 A and the switch 11 _ 2 can connect the wiring 111 and the wiring 112 B.
  • the wirings 112 A and 112 B can be connected to a variety of wirings or a variety of elements other than the ones cited above.
  • the wiring 112 can be divided into a plurality of wirings in FIG. 1E .
  • the semiconductor device in this embodiment can include the semiconductor device described in Embodiment 1. Specifically, a structure in the case where, for example, a transistor is used as a switch included in the semiconductor device in Embodiment 1 is described. However, this embodiment is not limited to this example. A variety of elements, a variety of circuits, or the like can be used as a switch. Note that description of the content described in Embodiment 1 is omitted. Note that the content described in this embodiment can be combined with the content described in Embodiment 1 as appropriate.
  • the semiconductor device in FIG. 4 includes a circuit 100 .
  • the circuit 100 has a structure similar to that in the case where a transistor is used as a switch in the structure described in Embodiment 1.
  • FIG. 4A shows a structure in the case where a transistor 101 _ 1 is used as the switch 11 _ 1 in FIG. 1A and a transistor 101 _ 2 is used as the switch 11 _ 2 in FIG. 1A . Therefore, the transistor 101 _ 1 has a function similar to that of the switch 11 _ 1 and the transistor 101 _ 2 has a function similar to that of the switch 11 _ 2 .
  • this embodiment is not limited thereto, and a transistor can be used as the switch in the structure described in Embodiment 1. Moreover, a CMOS switch can be used as the switch.
  • the transistor 101 _ 1 and the transistor 101 _ 2 are n-channel transistors.
  • the n-channel transistor is turned on when a potential difference (Vgs) between a gate and a source of the n-channel transistor exceeds a threshold voltage (Vth).
  • Vgs potential difference between a gate and a source of the n-channel transistor exceeds a threshold voltage (Vth).
  • Vth threshold voltage
  • this embodiment is not limited thereto, and the transistor 101 _ 1 and/or the transistor 101 _ 2 can be a p-channel transistor.
  • the p-channel transistor is turned on when a potential difference (Vgs) between a gate and a source of the p-channel transistor becomes less than a threshold voltage (Vth).
  • a first terminal of the transistor 101 _ 1 is connected to the wiring 112 and a second terminal of the transistor 101 _ 1 is connected to the wiring 111 .
  • a first terminal of the transistor 101 _ 2 is connected to the wiring 112 and a second terminal of the transistor 101 _ 2 is connected to the wiring 111 .
  • a portion where a gate of the transistor 101 _ 1 and a circuit 10 are connected to each other is referred to as a node n 1 and a connection portion of a gate of the transistor 101 _ 2 and the circuit 10 is referred to as a node n 2 .
  • the node n 1 and the node n 2 can also be referred to as wirings.
  • the transistor 101 _ 1 has a function of controlling a timing of supplying the potential of the wiring 112 to the wiring 111 in accordance with the potential of the node n 1 .
  • a voltage e.g., the voltage V 1 or the voltage V 2
  • the transistor 101 _ 1 has a function of controlling a timing of supplying the voltage supplied to the wiring 112 to the wiring 111 in accordance with the potential of the node n 1 .
  • the transistor 101 _ 1 has a function of controlling a timing of supplying the signal input to the wiring 112 to the wiring 111 in accordance with the potential of the node n 1 .
  • the transistor 101 _ 1 has a function of controlling a timing of supplying the signal CK 1 in the L level to the wiring 111 .
  • the transistor 101 _ 1 has a function of controlling a timing when the signal OUT goes into the L level.
  • the transistor 101 _ 1 when the signal CK 1 has the H level, the transistor 101 _ 1 has a function of controlling a timing of supplying the signal CK 1 in the H level to the wiring 111 .
  • the transistor 101 _ 1 has a function of controlling a timing when the signal OUT goes into the H level.
  • the node n 1 can be in a floating state.
  • the transistor 101 _ 1 has a function of raising the potential of the node n 1 in accordance with the rise of the potential of the wiring 111 .
  • the transistor 101 _ 1 has a function of performing bootstrap operation.
  • the transistor 101 _ 1 has a function of controlling whether to set a potential state of the signal OUT by being turned on or off in accordance with a signal input to its gate.
  • the transistor 101 _ 2 has a function of controlling a timing of supplying the potential of the wiring 112 to the wiring 111 in accordance with the potential of the node n 2 .
  • a voltage e.g., the voltage V 1 or the voltage V 2
  • the transistor 101 _ 2 has a function of controlling a timing of supplying the voltage supplied to the wiring 112 to the wiring 111 in accordance with the potential of the node n 2 .
  • the transistor 101 _ 2 has a function of controlling a timing of supplying the signal input to the wiring 112 to the wiring 111 in accordance with the potential of the node n 2 .
  • the transistor 101 _ 2 has a function of controlling a timing of supplying the signal CK 1 in the L level to the wiring 111 .
  • the transistor 101 _ 2 has a function of controlling a timing when the signal OUT goes into the L level.
  • the transistor 101 _ 2 when the signal CK 1 has the H level, the transistor 101 _ 2 has a function of controlling a timing of supplying the signal CK 1 in the H level to the wiring 111 .
  • the transistor 101 _ 2 has a function of controlling a timing when the signal OUT goes into the H level.
  • the node n 2 can be in a floating state.
  • the transistor 101 _ 2 has a function of raising the potential of the node n 2 in accordance with the rise of the potential of the wiring 111 .
  • the transistor 101 _ 2 has a function of performing bootstrap operation.
  • the transistor 101 _ 2 has a function of controlling whether to set a potential state of the signal OUT by being turned on or off in accordance with a signal input to its gate.
  • the semiconductor device of this embodiment can include the circuit 10 .
  • the circuit 10 is connected to a wiring 113 , a wiring 114 , a wiring 115 _ 1 , a wiring 115 _ 2 , a wiring 116 , a wiring 117 , the gate of the transistor 101 _ 1 , the gate of the transistor 101 _ 2 , and/or the wiring 111 .
  • this embodiment is not limited to this example.
  • the circuit 10 can be connected to another wiring or another node depending on the configuration of the circuit 10 .
  • the circuit 10 is not connected to the wiring 113 , the wiring 114 , the wiring 115 _ 1 , the wiring 115 _ 2 , the wiring 116 , the wiring 117 , the gate of the transistor 101 _ 1 , the gate of the transistor 101 _ 2 , and/or the wiring 111 .
  • the circuit 10 includes one or more transistors in many cases. These transistors have the same polarity as the transistors 101 _ 1 and 101 _ 2 and are n-channel transistors in many cases. However, this embodiment is not limited to this example.
  • the circuit 10 can include p-channel transistors. Alternatively, the circuit 10 can includes an n-channel transistor and a p-channel transistor. That is, the circuit 10 can be a CMOS circuit.
  • the signal OUT is output from the wiring 111 as in Embodiment 1.
  • the signal CK 1 is input to the wiring 112 as in Embodiment 1.
  • the term “signal CK 2 ” means an inverted signal of the signal CK 1 or a signal which is out of phase with the signal CK 1 by 180° in many cases.
  • the voltage V 2 is supplied to the wiring 113 .
  • the voltage V 2 can function as a power supply voltage, a reference voltage, or a positive power supply voltage.
  • the wiring 113 can function as a power supply line.
  • a signal SP is input to the wiring 114 .
  • the signal SP can function as a start signal.
  • the wiring 114 can function as a signal line.
  • the signal SP can function as a selection signal, a transfer signal, a start signal, a reset signal, a gate signal, or a scan signal.
  • the wiring 114 can function as a gate signal line or a scan line.
  • a signal SEL 1 is input to the wiring 115 _ 1 .
  • the signal SEL 1 repeatedly goes into the H level or the L level every certain period (e.g., every frame period) and can function as a clock signal, a selection signal, or a control signal. Accordingly, the wiring 115 _ 1 can function as a signal line.
  • a signal SEL 2 is input to the wiring 115 _ 2 .
  • the signal SEL 2 is an inverted signal of the signal SEL 1 or a signal which is out of phase with the signal SEL 1 by 180° in many cases. Accordingly, the wiring 115 _ 2 can function as a signal line.
  • a signal RE is input to the wiring 116 .
  • the signal RE can function as a reset signal. Accordingly, the wiring 116 can function as a signal line.
  • a plurality of semiconductor devices is connected to the wiring 116 .
  • the signal RE can function as a selection signal, a transfer signal, a start signal, a reset signal, a gate signal, or a scan signal.
  • the wiring 116 can function as a gate signal line or a scan line.
  • the voltage V 1 is supplied to the wiring 117 .
  • the voltage V 1 can function as a power supply voltage, a reference voltage, a ground voltage, or a negative power supply voltage. Therefore, the wiring 117 can function as a power supply line.
  • this embodiment is not limited thereto, and a variety of signals, currents, or voltages can be supplied to the wirings 111 , 112 , 113 , 114 , 115 _ 1 , 115 _ 2 , 116 , and 117 .
  • the signal CK 1 or the signal CK 2 can be a balanced signal or an unbalanced signal.
  • the signal SEL 1 or the signal SEL 2 can be a balanced signal or an unbalanced signal.
  • the circuit 10 has a function of controlling a timing of supplying a signal, a voltage, or the like to the node n 1 , the node n 2 , and/or the wiring 111 in accordance with the voltage V 1 , the signal CK 2 , the signal SP, the signal SEL 1 , the signal SEL 2 , the signal RE, the potential of the node n 1 , the potential of the node n 2 , and/or the signal OUT.
  • the circuit 10 has a function of controlling the potential of the node n 1 , the potential of the node n 2 , and/or the potential of the wiring 111 in accordance with the voltage V 1 , the signal CK 2 , the signal SP, the signal SEL 1 , the signal SEL 2 , the signal RE, the potential of the node n 1 , the potential of the node n 2 , and/or the signal OUT.
  • the circuit 10 has a function of supplying a signal in the H level or the voltage V 2 to the node n 1 and/or the node n 2 .
  • the circuit 10 has a function of supplying a signal in the L level or the voltage V 1 to the node n 1 , the node n 2 , and/or the wiring 111 .
  • the circuit 10 has a function of stopping supply of the signal, voltage, or the like to the node n 1 and/or the node n 2 .
  • the circuit 10 has a function of increasing the potential of the node n 1 and/or the potential of the node n 2 .
  • the circuit 10 has a function of decreasing or maintaining the potential of the node n 1 , the potential of the node n 2 , and/or the potential of the wiring 111 .
  • the circuit 10 has a function of making, the node n 1 and/or the node n 2 go into a floating state. Note that this embodiment is not limited thereto, and the circuit 10 can have a variety of other functions. In addition, the circuit 10 does not necessarily have all the functions listed above.
  • FIG. 4C shows the signal CK 1 , the signal CK 2 , the signal SP, the signal RE, the potential of the node n 1 (Va 1 ), the potential of the node n 2 (Va 2 ), and the signal OUT.
  • description common to the timing chart in FIG. 2A is omitted.
  • the content, of operation of the semiconductor device in FIG. 4B can be applied to the content described in this embodiment or the content described in a different embodiment.
  • the circuit 10 supplies the signal SP in the H level or the voltage V 2 to the node n 1 . Then, the circuit 10 increases the potential of the node n 1 . After that, the transistor 101 _ 1 is turned on when the potential of the node n 1 becomes (V 1 +Vth 101 _ 1 +Vx) (Vth 101 _ 1 represents the threshold voltage of the transistor 101 _ 1 ). At that time, Vx is larger than 0.
  • the wirings 112 and 111 have electrical continuity through the transistor 101 _ 1 , so that the signal CK 1 in the L level is supplied from the wiring 112 to the wiring 111 through the transistor 101 _ 1 .
  • the signal OUT goes into the L level.
  • the potential of the node n 1 is further increased.
  • the circuit 10 and the node n 1 are brought out of electrical continuity.
  • the node n 1 goes into a floating state and the potential of the node n 1 is maintained as (V 1 +Vth 101 _ 1 +Vx).
  • the circuit 10 can supply the signal in the L level or the voltage V 2 to the node n 2 .
  • the circuit 10 can supply the signal in the L level or the voltage V 2 to the wiring 111 .
  • the signal SP is in the L level
  • the signal SEL 1 remains at the H level
  • the signal SEL 2 remains at the L level in the period B 1 .
  • the signal 10 still does not supply the voltage, the signal, or the like to the node n 1 . Therefore, the node n 1 is kept in the floating state and the potential of the node n 1 remains as (V 1 +Vth 101 _ 1 +Vx). That is, since the transistor 101 _ 1 is kept on, the wiring 112 and the wiring 111 are kept in electrical continuity through the transistor 101 _ 1 .
  • the signal CK 1 is increased from the L level to the H level, so that the potential of the wiring 111 starts to rise.
  • the potential of the node n 1 is increased by parasitic capacitance between the gate and the second terminal of the transistor 101 _ 1 . This is so-called bootstrap. In this manner, since the potential of the node n 1 is increased to (V 2 +Vth 101 _ 1 +Vx), the potential of the wiring 111 can be increased to V 2 . Thus, the signal OUT goes into the H level.
  • the circuit 10 can supply the signal in the L level or the voltage V 2 to the node n 2 .
  • the circuit 10 does not supply a signal, a voltage; or the like to the wiring 111 in the period B 1 .
  • the signal RE is in the H level in the period C 1 . Therefore, the circuit 10 supplies the signal in the L level or the voltage V 1 to the node n 1 , the node n 2 , and/or the wiring 111 . Then, the potential of the node n 1 , the potential of the node n 2 , and/or the potential of the wiring 111 becomes equal to V 1 . Therefore, since the transistor 101 _ 1 and the transistor 1012 are turned off, the wiring 112 and the wiring 111 are out of electrical continuity. Thus, the signal OUT is in the L level.
  • a timing when the signal CK 1 falls to the L level can be set to come up earlier than a timing when the potential of the node n 1 falls to the L level. Then, as shown in FIG. 5E , the signal CK 1 in the L level can be supplied from the wiring 112 to the wiring 111 through the transistor 101 _ 1 .
  • the channel width of the transistor 101 _ 1 is larger than that of the transistor other than the transistor 101 _ 1 in many cases. Therefore, the potential of the wiring 111 can be quickly decreased. That is, a falling time of the signal OUT can be shortened.
  • the following three cases can be possible: the case where the circuit 10 supplies the signal in the L level or the voltage V 1 to the wiring 111 ; the case where the signal CK 1 in the L level is supplied from the wiring 112 to the wiring 111 through the transistor 101 _ 1 ; and the case where the circuit 10 supplies the signal in the L level or the voltage V 1 to the wiring 111 and the signal CK 1 in the L level is supplied from the wiring 112 to the wiring 111 through the transistor 101 _ 1 .
  • the circuit 10 supplies the voltage V 1 or the signal in the L level to the node n 1 , the node n 2 , and/or the wiring 111 in the period D 1 and the period E 1 . Then, the potential of the node n 1 , the potential of the node n 2 , and/or the potential of the wiring 111 remains at V 1 . Therefore, since the transistor 101 _ 1 and the transistor 101 _ 2 are kept off, the wiring 112 and the wiring 111 are kept out of electrical continuity. Thus, the signal OUT remains at the L level.
  • the circuit 10 supplies the signal SP in the H level or the voltage V 2 to the node n 2 . Then, the circuit 10 increases the potential of the node n 2 . After that, the transistor 101 _ 2 is turned on when the potential of the node n 2 becomes (V 1 +Vth 101 _ 2 +Vx) (Vth 101 _ 2 represents the threshold voltage of the transistor 101 _ 2 ). At that time, Vx is larger than 0.
  • the wirings 112 and 111 have electrical continuity through the transistor 101 _ 2 , so that the signal CK 1 in the L level is supplied from the wiring 112 to the wiring 111 through the transistor 101 _ 2 .
  • the signal OUT goes into the L level.
  • the potential of the node n 2 is further increased.
  • the circuit 10 and the node n 2 are brought out of electrical continuity.
  • the node n 2 goes into a floating state and the potential of the node n 2 is maintained as (V 1 +Vth 101 _ 2 +Vx).
  • the circuit 10 can supply the signal in the L level or the voltage V 2 to the node n 1 .
  • the circuit 10 can supply the signal in the L level or the voltage V 2 to the wiring 111 .
  • the circuit 10 still does not supply the voltage, the signal, or the like to the node n 2 . Therefore, the node n 2 is kept in the floating state and the potential of the node n 2 remains as (V 1 +Vth 101 _ 2 +Vx). That is, since the transistor 101 _ 2 is kept on, the wiring 112 and the wiring 111 are kept in electrical continuity through the transistor 101 _ 2 . At this time, the signal CK 1 is increased from the L level to the H level, so that the potential of the wiring 111 starts to rise.
  • the potential of the node n 2 is increased by parasitic capacitance between the gate and the second terminal of the transistor 101 _ 2 . This is so-called bootstrap. In this manner, since the potential of the node n 2 is increased to (V 2 +Vth 101 _ 2 +Vx), the potential of the wiring 111 can be increased to V 2 . Thus, the signal OUT goes into the H level.
  • circuit 10 can supply the signal in the L level or the voltage V 2 to the node n 1 in the period B 2 .
  • the circuit 10 does not supply a signal, a voltage, or the like to the wiring 111 in the period B 2 .
  • the circuit 10 supplies the signal in the L level or the voltage V 2 to the node n 1 , the node n 2 , and/or the wiring 111 . Then, the potential of the node n 1 , the potential of the node n 2 , and/or the potential of the wiring 111 becomes equal to V 1 . Therefore, since the transistor 101 _ 1 and the transistor 101 _ 2 are turned off, the wiring 112 and the wiring 111 are out of electrical continuity. Thus, the signal OUT goes into the L level.
  • a timing when the signal CK 1 falls to the L level can be set to come up earlier than a timing when the potential of the node n 2 is decreased. Then, as shown in FIG. 6E , the signal CK 1 in the L level can be supplied from the wiring 112 to the wiring 111 through the transistor 101 _ 2 .
  • the channel width of the transistor 101 _ 2 is larger than that of the another transistor in many cases. Therefore, the potential of the wiring 111 can be quickly decreased. That is, a falling time of the signal OUT can be shortened.
  • the following cases can be possible, for example: the case where the circuit 10 supplies the signal in the L level or the voltage V 1 to the wiring 111 ; the case where the signal CK 1 in the L level is supplied from the wiring 112 to the wiring 111 through the transistor 101 _ 2 ; and the case where the circuit 10 supplies the signal in the L level or the voltage V 1 to the wiring 111 and the signal CK 1 in the L level is supplied from the wiring 112 to the wiring 111 through the transistor 101 _ 2 .
  • the circuit 10 supplies the voltage V 1 or the signal in the L level to the node n 1 , the node n 2 , and/or the wiring 111 in the period D 2 and the period E 2 . Then, the potential of the node n 1 , the potential of the node n 2 , and/or the potential of the wiring 111 remains at V 1 . Therefore, since the transistor 101 _ 1 and the transistor 101 _ 2 are kept off, the wiring 112 and the wiring 111 are kept out of electrical continuity. Thus, the signal OUT remains at the L level.
  • the transistor 101 _ 2 is off in the period T 1 and the transistor 101 _ 1 is off in the period T 2 , the number of times when each of the transistor 101 _ 1 and the transistor 101 _ 2 is turned on or the length of time during which each of the transistor 101 _ 1 and the transistor 101 _ 2 is on is reduced. Therefore, deterioration of characteristics of the transistor 101 _ 1 and the transistor 101 _ 2 can be suppressed.
  • the potential of the signal OUT in the H level can be increased to V 2 , the length of time during which the transistor included in the pixel is on can be increased. As a result, time for writing a video signal to the pixel can be adequately secured, so that increase in display quality can be achieved.
  • the falling time and the rising time of the signal OUT can be shortened, a video signal for a pixel in a selected row can be prevented from being written to a pixel in another row. As a result, increase in display quality can be achieved.
  • variation in the falling time of the signal OUT can be suppressed, variation in the effect of feedthrough to a video signal stored in the pixel can be suppressed. Accordingly, display unevenness can be suppressed.
  • all the transistors in the semiconductor device in this embodiment can be n-channel transistors or all the transistors in the semiconductor device in this embodiment can be p-channel transistors. Accordingly, reduction in the number of steps, improvement in yield, improvement in reliability, or reduction in cost can be realized more efficiently as compared to the case of using a CMOS circuit.
  • all the transistors including those in a pixel portion and the like are n-channel transistors, a non-single-crystal semiconductor, a microcrystalline semiconductor, an organic semiconductor, an oxide semiconductor, or the like can be used for a semiconductor layer of the transistor.
  • a transistor formed using such a semiconductor easily deteriorates in many cases. On the other hand, deterioration of the transistor of the semiconductor device in this embodiment can be suppressed.
  • the channel width of a transistor it is not necessary to increase the channel width of a transistor so that a semiconductor device is operated even when characteristics of the transistor deteriorate. Accordingly, the channel width of the transistor can be reduced. This is because degradation of the transistor can be suppressed in the semiconductor device in this embodiment.
  • the circuit 10 can supply the signal in the L level or the voltage V 1 to the node n 1 or does not supply a voltage, a signal, or the like to the node n 1 in the period C 1 , the period D 1 , the period E 1 , the period A 2 , the period B 2 , the period C 2 , the period D 2 , and/or the period E 2 .
  • this embodiment is not limited to this example.
  • the circuit 10 can supply the signal in the L level or the voltage V 1 to the node n 2 or does not supply a voltage, a signal, or the like to the node n 2 in the period A 1 , the period B 1 , the period C 1 , the period D 1 , the period E 1 , the period C 2 , the period D 2 , and/or the period E 2 .
  • this embodiment is not limited to this example.
  • the circuit 10 can supply the signal in the L level or the voltage V 1 to the wiring 111 or does not supply a voltage, a signal, or the like to the wiring 111 in the period A 1 , the period C 1 , the period D 1 , the period E 1 , the period A 2 , the period C 2 , the period D 2 , and/or the period E 2 .
  • this embodiment is not limited to this example.
  • FIG. 7A shows a timing chart of the case where a period in which a signal is in the H level is shorter than a period in which the signal is in the L level in one cycle, for example.
  • the period C 1 or the period C 2 since the signal CK 1 in the L level is supplied to the wiring 111 , the falling time of the signal OUT can be shortened.
  • the wiring 111 is provided so as to extend to the pixel portion, a wrong video signal can be prevented from being written to a pixel.
  • this embodiment is not limited to this example.
  • the period in which a signal is in the H level can be longer than a period in which the signal is in the L level in one cycle.
  • polyphase clock signals can be used for the semiconductor device in this embodiment.
  • the (n+1)-phase clock signals are (n+1) clock signals whose cycles are different by 1/(n+1) cycle.
  • any two of the polyphase clock signals can be input to the respective wiring 112 and wiring 113 .
  • FIG. 7B illustrates an example of a timing chart in the case where a three-phase clock signals are input to the semiconductor device.
  • this embodiment is not limited to this example.
  • n is smaller than 8. It is more preferable that n be smaller than 6. It is further preferable that n is 4 or 3.
  • this embodiment is not limited to this example.
  • the channel width of the transistor 101 _ 1 and the channel width of the transistor 101 _ 2 be approximately the same.
  • the transistors can have approximately the same current supply capability.
  • the degree of deterioration of the transistors can be approximately the same. Accordingly, when a plurality of transistors is switched to be used, the waveforms of the signal OUT can be approximately the same. Note that this embodiment is not limited thereto, and the channel width of the transistor 101 _ 1 can be different from the channel width of the transistor 101 _ 2 .
  • the channel width of a transistor can also be referred to as the W/L (W is channel width and L is channel length) ratio of a transistor.
  • the transistor 101 _ 1 and the transistor 101 _ 2 can be on in the same period.
  • the potential of the wiring 111 can be increased quicker than that in the case where only one of the transistors 101 _ 1 and 101 _ 2 is on. Therefore, the falling time of the signal OUT can be shortened.
  • the wiring 112 can be divided into a plurality of wirings of wirings 112 A and 112 B. Then, the first terminal of the transistor 101 _ 1 can be connected to the wiring 112 A and the first terminal of the transistor 101 _ 2 can be connected to the wiring 112 B. Alternatively, the wiring 112 A and the wiring 112 B can be connected to another wiring, another node, or the like.
  • the wiring 112 can be divided into a plurality of wirings (e.g., the wirings 112 A and 112 B) in FIGS. 4A and 4B .
  • a capacitor 121 _ 1 can be connected between the gate and the second terminal of the transistor 101 _ 1 .
  • a capacitor 121 _ 2 can be connected between the gate and the second terminal of the transistor 101 _ 2 .
  • Vgs of the transistor 101 _ 1 and Vgs of the transistor 101 _ 2 can be increased, the channel widths of these transistors can be reduced.
  • the falling time or the rising time of the signal OUT can be shortened.
  • this embodiment is not limited to this example.
  • One of the capacitor 121 _ 1 and the capacitor 121 _ 2 can be eliminated.
  • the capacitor 121 _ 1 or 121 _ 2 can be connected between a gate and the second terminal of the transistor 101 _ 1 (i.e., between the node n 1 or the node n 2 and the wiring 112 ).
  • an MIS capacitor can be used as the capacitor, for example.
  • a material used for one electrode of each of the capacitor 121 _ 1 and the capacitor 121 _ 2 is preferably a material similar to that for the gate of each of the transistor 101 _ 1 and the transistor 101 _ 2 , for example.
  • a material used for the other electrode of each of the capacitor 121 _ 1 and the capacitor 121 _ 2 is preferably a material similar to that for a source and a drain of each of the transistor 101 _ 1 and the transistor 101 _ 2 .
  • a layout area can be reduced.
  • capacitance value can be increased.
  • this embodiment is not limited to this example.
  • As a material used for the one electrode of each of the capacitor 121 _ 1 and the capacitor 121 _ 2 and the other electrode of each of the capacitor 121 _ 1 and the capacitor 121 _ 2 a variety of materials can be used.
  • the capacitance value of the capacitor 121 _ 1 and the capacitance value of the capacitor 121 _ 2 be approximately the same.
  • the area where one electrode of the capacitor 121 _ 1 overlaps with the other electrode thereof be approximately equal to the area where one electrode of the capacitor 121 _ 2 overlaps with the other electrode thereof.
  • Vgs of the transistor 101 _ 1 and Vgs of the transistor 101 _ 2 can be approximately the same; therefore, the waveforms of the signal OUT can be approximately the same.
  • this embodiment is not limited to this example.
  • the capacitance value of the capacitor 121 _ 1 and the capacitance value of the capacitor 121 _ 2 can be different from each other.
  • the area where one electrode of the capacitor 121 _ 1 overlaps with the other electrode thereof can be different from the area where one electrode of the capacitor 121 _ 2 overlaps with the other electrode thereof.
  • the capacitor 121 _ 1 can be connected between the gate and the second terminal of the transistor 101 _ 1 in FIGS. 4A and 4B and FIG. 8A .
  • the capacitor 121 _ 2 can be connected between the gate and the second terminal of the transistor 101 _ 2 .
  • the circuit 100 can include a plurality of transistors of the transistors 101 _ 1 to 101 _N. First terminals of the transistor 101 _ 1 to 101 _N are connected to the wiring 112 . Second terminals of the transistors 101 _ 1 to 101 _N are connected to the wiring 111 . In addition, gates of the transistors 101 _ 1 to 101 _N are referred to as nodes n 1 to nN, respectively.
  • the structure shown in FIG. 8C correspond to a structure in the case where a transistor is used as a switch in Embodiment 1. Therefore, the transistors 101 _ 1 to 101 _N have functions similar to those of the switches 11 _ 1 to 11 _N, respectively.
  • N the smaller the number of times when each of the transistors is turned on becomes or the shorter the length of time when each of the transistors is on becomes; therefore, deterioration of characteristics of the transistor can be suppressed.
  • N is too large a number, the number of transistors is increased, and a circuit scale becomes larger. Therefore, it is preferable that N is smaller than 6. It is more preferable that N is smaller than 4. It is further preferable that N is 3 or 2.
  • the circuit 100 can include a plurality of transistors of the transistors 101 _ 1 to 101 _N in FIGS. 4A and 4B and FIGS. 8A and 8B .
  • the wiring 112 can be divided into N wirings.
  • capacitors can be connected between the respective gates of the transistors 101 _ 1 to 101 _N and the respective second terminals of the transistors 101 _ 1 to 101 _N.
  • the transistor 101 _ 1 can be replaced with a diode 101 a _ 1 one terminal (hereinafter also referred to as an anode) of which is connected to the node n 1 and the other terminal (hereinafter also referred to as a cathode) of which is connected to the wiring 111 .
  • the transistor 101 _ 2 can be replaced with a diode 101 a _ 2 one terminal (also referred to as an anode) of which is connected to the node n 2 and the other terminal (also referred to as a cathode) of which is connected to the wiring 111 .
  • this embodiment is not limited to this example. As shown in FIG.
  • the first terminal of the transistor 101 _ 1 can be connected to the node n 1 , so that a structure in which the transistor 101 _ 1 is diode-connected can be obtained.
  • the first terminal of the transistor 101 _ 2 is connected to the node n 2 , a structure in which the transistor 101 _ 2 is diode-connected can be obtained.
  • the transistor can be replaced with a diode in FIGS. 4A and 4B and FIGS. 8A to 8C .
  • a structure in which a transistor is diode-connected can be employed.
  • a semiconductor device can include a circuit 120 .
  • the circuit 120 includes a plurality of transistors of transistors 122 _ 1 and 122 _ 2 .
  • the circuit 120 has a function similar to that of the circuit 100 .
  • the transistors 122 _ 1 and 122 _ 2 have similar functions as the transistors 101 _ 1 and 101 _ 2 , respectively.
  • a first terminal of the transistor 122 _ 1 is connected to the wiring 112
  • a second terminal of the transistor 122 _ 1 is connected to a wiring 211
  • a gate of the transistor 122 _ 1 is connected to the node n 1 .
  • a first terminal of the transistor 122 _ 2 is connected to the wiring 112 , a second terminal of the transistor 122 _ 2 is connected to the wiring 211 , and a gate of the transistor 122 _ 2 is connected to the node n 2 .
  • the transistor 101 _ 1 and the transistor 122 _ 1 are controlled at the same timing and the transistor 101 _ 2 and the transistor 122 _ 2 are controlled at the same timing. Accordingly, a signal output from the wiring 211 goes into the H level or the L level at approximately the same timing as the signal OUT.
  • a signal output from the wiring 111 functions as a gate signal or a selection signal
  • a signal output from the wiring 211 can function as a transfer signal, a reset signal, a gate signal, or the like.
  • the load of the wiring 111 is higher than that of the wiring 211 in many cases; therefore, the channel width of the transistor 101 _ 1 is preferably larger than that of the transistor 122 _ 1 .
  • the channel width of the transistor 102 _ 2 is preferably larger than that of the transistor 122 _ 2 .
  • this embodiment is not limited to this example.
  • the circuit 120 can include a plurality of transistors of the transistors 122 _ 1 and 122 _ 2 .
  • the circuit 120 can include N transistors.
  • the circuit 10 includes a circuit 200 is described with reference to FIG. 9A .
  • the circuit 200 is part of the circuit 10 .
  • the circuit 200 is connected to the wiring 114 , the wiring 115 _ 1 , the wiring 115 _ 2 , the node n 1 , and/or the node n 2 .
  • this embodiment is not limited to this example.
  • the circuit 200 can be connected to another wiring or another node.
  • the circuit 200 includes one or more transistors in many cases. These transistors have the same polarity as the transistors 101 _ 1 and 101 _ 2 and are n-channel transistors in many cases. However, this embodiment is not limited to this example.
  • the circuit 200 can include p-channel transistors. Alternatively, the circuit 200 can include an n-channel transistor and a p-channel transistor. That is, the circuit 200 can be a CMOS circuit.
  • the circuit 200 has a function of controlling a timing when a signal or a voltage is supplied to the node n 1 and/or the node n 2 in accordance with the signal SP, the signal SEL 1 , the signal SEL 2 , the potential of the node n 1 , and/or the potential of the node n 2 .
  • the circuit 200 has a function of controlling the potential of the node n 1 and/or the potential of the node n 2 .
  • the circuit 200 has a function of supplying a signal in the H level or the voltage V 2 to the node n 1 and/or the node n 2 .
  • the circuit 200 has a function of supplying a signal in the L level or the voltage V 1 to the node n 1 and/or the node n 2 .
  • the circuit 200 has a function of stopping supply of the signal, voltage, or the like to the node n 1 and/or the node n 2 .
  • the circuit 200 has a function of increasing the potential of the node n 1 and/or the potential of the node n 2 .
  • the circuit 200 has a function of decreasing or maintaining the potential of the node n 1 and/or the potential of the node n 2 .
  • the circuit 200 has a function of making the node n 1 and/or the node n 2 go into a floating state.
  • the circuit 200 includes a plurality of transistors of transistors 201 _ 1 and 201 _ 2 .
  • a first terminal of the transistor 201 _ 1 is connected to the wiring 115 _ 1
  • a second terminal of the transistor 201 _ 1 is connected to the gate of the transistor 101 _ 1
  • a gate of the transistor 201 _ 1 is connected to the wiring 114 .
  • a first terminal of the transistor 201 _ 2 is connected to the wiring 115 _ 2
  • a second terminal of the transistor 201 _ 2 is connected to the gate of the transistor 1012
  • a gate of the transistor 201 _ 2 is connected to the wiring 114 .
  • this embodiment is not limited thereto, and a variety of structures can be applied to the circuit 200 .
  • the transistors 201 _ 1 and the transistor 2012 preferably have the same polarity as the transistor 101 _ 1 and the transistor 101 _ 2 and are n-channel transistors. However, this embodiment is not limited to this.
  • the transistor 201 _ 1 and/or the transistor 201 _ 2 can be p-channel transistors.
  • the transistor 201 _ 1 has a function of controlling electrical continuity of the wiring 115 _ 1 and the node n 1 in accordance with the potential of the wiring 114 .
  • the transistor 201 _ 1 has a function of supplying the potential of the wiring 115 _ 1 to the node n 1 in accordance with the potential of the wiring 114 .
  • the transistor 201 _ 1 has a function of being turned on or off in accordance with the signal SP.
  • the transistor 201 _ 1 has a function of controlling whether to input the signal SEL 1 to the transistor 101 _ 1 .
  • the transistor 201 _ 1 has a function of controlling whether to set a potential state of the signal OUT by being turned on or off.
  • the transistor 201 _ 2 has a function of controlling electrical continuity of the wiring 115 _ 2 and the node n 2 in accordance with the potential of the wiring 114 .
  • the transistor 201 _ 2 has a function of supplying the potential of the wiring 115 _ 2 to the node n 2 in accordance with the potential of the wiring 114 .
  • the transistor 201 _ 2 has a function of being turned on or off in accordance with the signal SP.
  • the transistor 201 _ 2 has a function of controlling whether to input the signal SEL 2 to the transistor 101 _ 2 or not.
  • the transistor 2012 has a function of controlling whether to set a potential state of the signal OUT by being turned on or off.
  • the transistor 201 _ 1 is turned off when the potential of the node n 1 is raised to a value obtained by subtracting the threshold voltage of the transistor 201 _ 1 (Vth 201 _ 1 ) from the potential of the wiring 114 (V 2 ), (V 2 ⁇ Vth 201 _ 1 ). Therefore, the node n 1 goes into a floating state while the potential is maintained as (V 2 ⁇ Vth 201 _ 1 ).
  • FIG. 10B shows a schematic view of the semiconductor device in the period B 1
  • FIG. 10C shows a schematic view of the semiconductor device in the period C 1
  • FIG. 10D shows a schematic view of the semiconductor device in the period D 1 and the period E 1 .
  • the transistor 201 _ 1 and the transistor 201 _ 2 are on. Therefore, the signal SEL 1 in the L level is supplied from the wiring 115 _ 1 to the node n 1 through the transistor 201 _ 1 and the signal SEL 2 in the H level is supplied from the wiring 115 _ 2 to the node n 2 through the transistor 201 _ 2 . In this manner, the potential of the node n 1 becomes equal to V 1 and the potential of the node n 2 starts increasing.
  • the transistor 201 _ 2 is turned off when the potential of the node n 2 is raised to a value obtained by subtracting the threshold voltage of the transistor 201 _ 2 (Vth 201 _ 2 ) from the potential of the wiring 114 (V 2 ), (V 2 ⁇ Vth 201 _ 2 ). Therefore, the node n 2 goes into a floating state while its potential is maintained as (V 2 ⁇ Vth 201 _ 2 ).
  • FIG. 10F shows a schematic view of the semiconductor device in the period B 2
  • FIG. 10G shows a schematic view of the semiconductor device in the period C 2
  • FIG. 10H shows a schematic view of the semiconductor device in the period D 2 and the period E 2 .
  • any of transistors in the circuit 100 can be selectively turned on or off.
  • the circuit 10 applies a potential to a gate of the transistor that is made off. Therefore, the gate of the transistor can be prevented from going into a floating state.
  • the channel width of the transistor 201 _ 1 and the channel width of the transistor 201 _ 2 be approximately the same.
  • the transistors can have approximately the same current supply capability.
  • the degree of deterioration of the transistors can be approximately the same. Accordingly, when transistors are switched to be used, the waveforms of the signal OUT can be approximately the same because the potential of the node n 1 and the potential of the node n 2 can be approximately the same.
  • this embodiment is not limited thereto, and the channel width of the transistor 201 _ 1 can be different from the channel width of the transistor 201 _ 2 .
  • the channel width of the transistor 201 _ 1 is preferably smaller than that of the transistor 101 _ 1 .
  • the load of the transistor 201 _ 2 e.g., the node n 2
  • the channel width of the transistor 201 _ 2 is preferably smaller than that of the transistor 101 _ 2 .
  • this embodiment is not limited to this example.
  • the channel width of the transistor 201 _ 1 can be larger than that of the transistor 101 _ 1 .
  • the channel width of the transistor 201 _ 2 can be larger than that of the transistor 101 _ 2 .
  • the circuit 200 can include a plurality of transistors of the transistors 201 _ 1 to 201 _N.
  • First terminals of the transistors 201 _ 1 to 201 _N are connected to the wirings 115 _ 1 to 115 _N, respectively.
  • Second terminals of the transistors 201 _ 1 to 201 _N are connected to the nodes n 1 to nN, respectively.
  • Gates of the transistors 201 _ 1 to 201 _N are connected to the wiring 114 .
  • the wiring 114 can be divided into a plurality of wirings of wirings 114 A and 114 B.
  • the wirings 114 A and 114 B can have functions similar to that of the wiring 114 .
  • the gate of the transistor 201 _ 1 is connected to the wiring 114 A.
  • the gate of the transistor 201 _ 2 is connected to the wiring 114 B.
  • signals with approximately the same waveforms can be input to the wirings 114 A and 114 B.
  • signals with different waveforms can be input to the wirings 114 A and 114 B.
  • the wiring 114 can be divided into a plurality of wirings in FIG. 9C .
  • the first terminal of the transistor 201 _ 1 and the first terminal of the transistor 201 _ 2 can be connected to the same wiring.
  • the first terminals of the transistors 201 _ 1 and 201 _ 2 are connected to the wiring 115 _ 1 .
  • this embodiment is not limited to this example.
  • the first terminals of the transistors 201 _ 1 and 201 _ 2 can be connected to a variety of wirings other than the above.
  • the first terminals of the transistors 201 _ 1 and 201 _ 2 can be connected to the wiring 113 or a wiring to which the signal CK 2 is input.
  • the first terminals of the transistors 201 _ 1 and 201 _ 2 can be connected to the same wiring in FIGS. 9C and 9D .
  • the first terminals of the transistors 201 _ 1 and 201 _N can be connected to the same wiring.
  • the first terminal of the transistor 201 _ 1 can be connected to the wiring 114
  • the second terminal of the transistor 201 _ 1 can be connected to the node n 1
  • the gate of the transistor 201 _ 1 can be connected to the wiring 115 _ 1
  • the first terminal of the transistor 201 _ 2 can be connected to the wiring 114
  • the second terminal of the transistor 201 _ 2 can be connected to the node n 2
  • the gate of the transistor 201 _ 2 can be connected to the wiring 115 _ 2 .
  • the transistor 201 _ 1 is on and the transistor 201 _ 2 is off. Accordingly, in the period A 1 , since the signal SP in the H level is supplied from the wiring 114 to the node n 1 through the transistor 201 _ 1 , the potential of the node n 1 is raised.
  • the transistor 201 _ 1 is off and the transistor 201 _ 2 is on. Accordingly, in the period A 2 , since the signal SP in the H level is supplied from the wiring 114 to the node n 2 through the transistor 201 _ 2 , the potential of the node n 2 is raised.
  • a diode-connected transistor 202 _ 1 can be connected between the second terminal of the transistor 201 _ 1 and the node n 1 .
  • a diode-connected transistor 202 _ 2 can be connected between the second terminal of the transistor 201 _ 2 and the node n 2 .
  • the first terminal of the transistor 202 _ 1 is connected to the second terminal of the transistor 201 _ 1
  • the second terminal of the transistor 202 _ 1 is connected to the node n 1
  • the gate of the transistor 202 _ 1 is connected to the second terminal of the transistor 201 _ 1 .
  • the first terminal of the transistor 202 _ 2 is connected to the second terminal of the transistor 201 _ 2
  • the second terminal of the transistor 202 _ 2 is connected to the node n 2
  • the gate of the transistor 202 _ 2 is connected to the second terminal of the transistor 201 _ 2 .
  • the transistor 201 _ 1 and the transistor 201 _ 2 can each function as a diode.
  • the transistor 201 _ 1 is out of conduction
  • the transistor 201 _ 1 has a function of preventing decrease in the potential of the node n 1 .
  • the transistor 201 _ 2 is out of conduction
  • the transistor 201 _ 2 has a function of preventing decrease in the potential of the node n 2 .
  • this embodiment is not limited to this example.
  • a variety of elements or circuits can be connected between the second terminal of the transistor 201 _ 1 and the node n 1 and/or between the second terminal of the transistor 201 _ 2 and the node n 2 .
  • a variety of elements or circuits can be connected between the first terminal of the transistor 201 _ 1 and the wiring 115 _ 1 and/or between the first terminal of the transistor 201 _ 2 and the wiring 115 _ 2 .
  • the transistor 202 _ 1 can be connected between the first terminal of the transistor 201 _ 1 and the wiring 115 _ 1 .
  • the transistor 202 _ 2 can be connected between the first terminal of the transistor 201 _ 2 and the wiring 115 _ 2 .
  • FIGS. 11A and 11B a variety of elements or circuit can be connected between the second terminal of the transistor 201 _ 1 and the node n 1 , between the second terminal of the transistor 201 _ 2 and the node n 2 , between the first terminal of the transistor 201 _ 1 and the wiring 115 _ 1 , and/or between the first terminal of the transistor 201 _ 2 and the wiring 115 _ 2 in FIGS. 9C to 9F .
  • FIG. 9C to 9F a variety of elements or circuit can be connected between the second terminal of the transistor 201 _ 1 and the node n 1 , between the second terminal of the transistor 201 _ 2 and the node n 2 , between the first terminal of the transistor 201 _ 1 and the wiring 115 _ 1 , and/or between the first terminal of the transistor 201 _ 2 and the wiring 115 _ 2 in FIGS. 9C to 9F .
  • FIG. 9C to 9F FIG.
  • FIG. 11C shows an example of a structure in which the diode-connected transistor 202 _ 1 is connected between the second terminal of the transistor 201 _ 1 and the node n 1 and the diode-connected transistor 202 _ 2 is connected between the second terminal of the transistor 201 _ 2 and the node n 2 in FIG. 9F .
  • FIG. 11D shows an example of a structure in which the diode-connected transistor 202 _ 1 is connected between the first terminal of the transistor 201 _ 1 and the wiring 114 and the diode-connected transistor 202 _ 2 is connected between the first terminal of the transistor 201 _ 2 and the wiring 114 in FIG. 9F .
  • the circuit 200 can include a plurality of transistors of transistors 203 _ 1 and 203 _ 2 .
  • the transistors 203 _ 1 and the transistor 203 _ 2 preferably have the same polarity as the transistor 201 _ 1 and the transistor 201 _ 2 and are n-channel transistors.
  • this embodiment is not limited to this.
  • the transistors 203 _ 1 and 203 _ 2 can be p-channel transistors.
  • a first terminal of the transistor 203 _ 1 is connected to the wiring 117
  • a second terminal of the transistor 203 _ 1 is connected to the node n 1
  • a gate of the transistor 203 _ 1 is connected to the wiring 1152 .
  • a first terminal of the transistor 203 _ 2 is connected to the wiring 117 , a second terminal of the transistor 203 _ 2 is connected to the node n 2 , and a gate of the transistor 203 _ 2 is connected to the wiring 115 _ 1 .
  • this embodiment is not limited to this example.
  • the second terminal of the transistor 203 _ 1 can be connected to the node n 2 .
  • the second terminal of the transistor 203 _ 2 can be connected to the node n 1 .
  • the transistor 203 _ 1 has a function of controlling a timing when the voltage V 1 is supplied to the node n 1 by controlling a state of electrical continuity of the wiring 117 and the node n 1 in accordance with the signal SEL 2 , and can function as a switch.
  • the transistor 203 _ 2 has a function of controlling a timing when the voltage V 1 is supplied to the node n 2 by controlling a state of electrical continuity of the wiring 117 and the node n 2 in accordance with the signal SEL 1 , and can function as a switch. In this manner, the voltage V 1 is supplied to the node n 2 through the transistor 203 _ 2 in the period T 1 .
  • the transistor 201 _ 2 is off, the potential of the node n 2 can be fixed.
  • the voltage V 1 is supplied to the node n 1 through the transistor 203 _ 1 in the period T 2 . Therefore, even when the transistor 201 _ 1 is off, the potential of the node n 1 can be fixed. As a result, a semiconductor device with high resistance to noise can be obtained.
  • the wiring 117 can be divided into a plurality of wirings of wirings 117 A and 117 B.
  • the first terminal of the transistor 203 _ 1 and the first terminal of the transistor 203 _ 2 can be connected to the wiring 117 A and the wiring 117 B, respectively.
  • the wirings 117 A and 117 B can be connected to a variety of wirings, elements, or nodes.
  • the second terminal of the transistor 203 _ 1 can be connected to the wiring 115 _ 1 .
  • the second terminal of the transistor 203 _ 2 can be connected to the wiring 115 _ 2 .
  • a signal in the H level is input to the first terminal of the transistor 203 _ 1 in a period during which the transistor 203 _ 1 is off (e.g., the period T 1 ). Accordingly, backward bias is applied to the transistor 203 _ 1 , so that deterioration can be suppressed.
  • a signal in the H level is input to the first terminal of the transistor 203 _ 2 in a period during which the transistor 203 _ 2 is off (e.g., the period T 2 ). Accordingly, reverse bias is applied to the transistor 203 _ 2 , so that deterioration can be suppressed.
  • the transistor 203 _ 1 and the transistor 203 _ 2 can be diode-connected transistors.
  • the first terminal of the transistor 203 _ 1 is connected to the wiring 115 _ 1
  • the second terminal of the transistor 203 _ 1 is connected to the node n 1
  • the gate of the transistor 203 _ 1 is connected to the node n 1 .
  • the first terminal of the transistor 203 _ 2 is connected to the wiring 115 _ 2
  • the second terminal of the transistor 203 _ 2 is connected to the node n 2
  • the gate of the transistor 203 _ 2 is connected to the node n 2 .
  • the signal SEL 2 in the L level is supplied from the wiring 115 _ 2 to the node n 2 through the transistor 203 _ 2 . Accordingly, the potential of the node n 2 can be fixed to approximate V 1 .
  • the signal SEL 1 in the L level is supplied from the wiring 115 _ 1 to the node n 1 through the transistor 203 _ 1 . Accordingly, the potential of the node n 1 can be fixed to approximate V 1 .
  • this embodiment is not limited to this.
  • the gate of the transistor 203 _ 1 can be connected to the wiring 115 _ 1 .
  • the gate of the transistor 203 _ 2 can be connected to the wiring 115 _ 2 .
  • the circuit 200 can include the transistors 203 _ 1 and 203 _ 2 in FIGS. 9C to 9F and FIGS. 11A to 11D .
  • FIG. 12C shows a structure in which the circuit 200 includes the transistors 203 _ 1 and 203 _ 2 in FIG. 9F .
  • FIGS. 12D and 12E show a structure in which the circuit 200 includes the transistors 203 _ 1 and 203 _ 2 in FIG. 11A .
  • FIG. 12F shows a structure in which the circuit 200 includes the transistors 203 _ 1 and 203 _ 2 in FIG. 11D .
  • the second terminal of the transistor 203 _ 1 and the second terminal of the transistor 203 _ 2 can be connected to a variety of wirings or nodes.
  • the second terminal of the transistor 203 _ 1 can be connected to the second terminal of the transistor 201 _ 1 .
  • the second terminal of the transistor 203 _ 2 can be connected to the second terminal of the transistor 201 _ 2 .
  • the second terminal of the transistor 203 _ 1 can be connected to the first terminal of the transistor 201 _ 1 .
  • the second terminal of the transistor 203 _ 2 can be connected to the first terminal of the transistor 201 _ 2 .
  • the circuit 200 can include a plurality of transistors of the transistors 203 _ 1 and 203 _ 2 in addition to the transistor 201 _ 1 and 201 _ 2 .
  • the transistors 203 _ 1 and the transistor 203 _ 2 preferably have the same polarity as the transistor 201 _ 1 and the transistor 201 _ 2 and are n-channel transistors. However, this embodiment is not limited to this.
  • the transistors 203 _ 1 and 203 _ 2 can be p-channel transistors.
  • the first terminal of the transistor 203 _ 1 is connected to the wiring 114
  • the second terminal of the transistor 203 _ 1 is connected to the node n 1
  • the gate of the transistor 203 _ 1 is connected to the wiring 118
  • the first terminal of the transistor 203 _ 2 is connected to the wiring 114
  • the second terminal of the transistor 203 _ 2 is connected to the node n 2
  • the gate of the transistor 203 _ 2 is connected to the wiring 118 .
  • the signal CK 2 is input to the wiring 118 .
  • the wiring 118 can function as a signal line or a clock signal line. Note that this embodiment is not limited thereto, and a variety of signals, voltages, or currents can be input to the wiring 118 .
  • the transistor 203 _ 1 has a function of controlling a state of electrical continuity of the wiring 114 and the node n 1 in accordance with the potential of the wiring 118 .
  • the transistor 203 _ 1 has a function of supplying the potential of the wiring 114 to the node n 1 in accordance with the potential of the wiring 118 .
  • the transistor 203 _ 2 has a function of controlling a state of electrical continuity of the wiring 114 and the node n 2 in accordance with the potential of the wiring 118 .
  • the transistor 203 _ 2 has a function of supplying the potential of the wiring 114 to the node n 2 in accordance with the potential of the wiring 118 .
  • this embodiment is not limited to this example.
  • the transistors 203 _ 1 and 203 _ 2 can have a variety of functions other than the above.
  • the first terminal of the transistor 203 _ 1 and the first terminal of the transistor 203 _ 2 can be connected to different wirings.
  • the gate of the transistor 203 _ 1 and the gate of the transistor 203 _ 2 can be connected to different wirings.
  • a transistor with a function similar to those of the transistors 203 _ 1 and 203 _ 2 can be additionally provided in FIGS. 9C to 9F , FIGS. 11A to 11F , and FIGS. 12A to 12F .
  • Transistors 101 p _ 1 and 101 p _ 2 correspond to the transistors 101 _ 1 and 101 _ 2 and are p-channel transistors.
  • Transistors 102 p _ 1 and 102 p _ 2 correspond to the transistors 102 _ 1 and 102 _ 2 and are p-channel transistors.
  • the transistor is a p-channel transistor
  • the voltage V 1 is supplied to the wiring 113 ; the voltage V 2 is supplied to the wiring 117 ; and the signal CK 1 , the signal SP, the signal RE, the potential of the node n 1 , the potential of the node n 2 , and the signal OUT are inverted as compared to those in the timing chart in FIG. 4B , as shown in FIG. 13B .
  • a p-channel transistor can be used as the transistor in FIGS. 9C to 9F , FIGS. 11A to 11F , and FIGS. 12A to 12F .
  • the circuit 10 in FIG. 14 includes a circuit 300 in addition to the circuit 200 .
  • the circuit 300 is part of the circuit 10 .
  • part of the circuit 300 can be used also as part of the circuit 200 .
  • Part of the circuit 200 can be used also as part of the circuit 300 .
  • the circuit 300 is connected to the wiring 113 , the wiring 116 , the wiring 117 , the node n 1 , the node n 2 , and/or the wiring 111 .
  • this embodiment is not limited to this example.
  • the circuit 200 can be connected to a variety of wirings or nodes.
  • the circuit 300 includes one or more transistors in many cases. These transistors have the same polarity as the transistors 101 _ 1 and 101 _ 2 and are n-channel transistors in many cases. However, this embodiment is not limited to this example.
  • the circuit 300 can include p-channel transistors. Alternatively, the circuit 300 can include an n-channel transistor and a p-channel transistor. That is, the circuit 300 can be a CMOS circuit.
  • the circuit 300 has a function of controlling a timing when a signal or a voltage is supplied to the node n 1 , the node n 2 , and/or the wiring 111 in accordance with a falling time of the signal RE, the potential of the node n 1 , the potential of the node n 2 , and/or the signal OUT.
  • the circuit 200 has a function of controlling the potential of the node n 1 , the potential of the node n 2 , and/or the potential of the wiring 111 .
  • the circuit 200 has a function of supplying a signal in the L level or the voltage V 1 to the node n 1 , the node n 2 , and/or the wiring 111 .
  • the circuit 300 includes a plurality of transistors of transistors 301 _ 1 and 301 _ 2 , a transistor 302 , a plurality of transistors of transistors 303 _ 1 and 303 _ 2 , a transistor 304 , a plurality of circuits of circuits 310 _ 1 and 310 _ 2 , and a circuit 320 .
  • the transistors 301 _ 1 and 301 _ 2 , the transistor 302 , the transistors 303 _ 1 and 303 _ 2 , and the transistor 304 are n-channel transistors, for example. However, this embodiment is not limited to this example.
  • the transistors 301 _ 1 and 301 _ 2 , the transistor 302 , the transistors 303 _ 1 and 303 _ 2 , and/or the transistor 304 can be p-channel transistors.
  • inverter circuits can be used as the circuits 310 _ 1 and 310 _ 2 and the circuit 320 . Note that this embodiment is not limited thereto, and a variety of circuits can be used as the circuits 310 _ 1 and 310 _ 2 and the circuit 320 .
  • a first terminal of the transistor 301 _ 1 is connected to the wiring 117 and a second terminal of the transistor 301 _ 1 is connected to the node n 1 .
  • a first terminal of the transistor 301 _ 2 is connected to the wiring 117 and a second terminal of the transistor 301 _ 2 is connected to the node n 2 .
  • a first terminal of the transistor 302 is connected to the wiring 117 and a second terminal of the transistor 302 is connected to the wiring 111 .
  • a first terminal of the transistor 303 _ 1 is connected to the wiring 117 , a second terminal of the transistor 303 _ 1 is connected to the node n 1 , and a gate of the transistor 303 _ 1 is connected to the wiring 116 .
  • a first terminal of the transistor 303 _ 2 is connected to the wiring 117 , a second terminal of the transistor 303 _ 2 is connected to the node n 2 , and a gate of the transistor 303 _ 2 is connected to the wiring 116 .
  • a first terminal of the transistor 304 is connected to the wiring 117 , a second terminal of the transistor 304 is connected to the wiring 111 , and a gate of the transistor 304 is connected to the wiring 116 .
  • the circuit 310 _ 1 is connected to the wiring 113 , the node n 1 , the wiring 117 , and a gate of the transistor 301 _ 1 .
  • the circuit 310 _ 2 is connected to the wiring 113 , the node n 2 , the wiring 117 , and a gate of the transistor 301 _ 2 .
  • the circuit 320 is connected to the wiring 113 , the wiring 111 , the wiring 117 , and a gate of the transistor 302 .
  • the circuit 310 _ 1 has a function of controlling a conduction state of the transistor 301 _ 1 by controlling the potential of the gate of the transistor 301 _ 1 in accordance with the potential of the node n 1 and can function as a control circuit.
  • the circuit 310 _ 2 has a function of controlling a conduction state of the transistor 301 _ 2 by controlling the potential of the gate of the transistor 301 _ 2 in accordance with the potential of the node n 2 and can function as a control circuit.
  • the circuit 320 has a function of controlling a conduction state of the transistor 302 by controlling the potential of the gate of the transistor 302 in accordance with the potential of the wiring 111 and can function as a control circuit. Note that this embodiment is not limited thereto, and the circuits 310 _ 1 and 310 _ 2 and the circuit 320 can have a variety of other functions.
  • the transistor 301 _ 1 has a function of controlling a timing when the voltage V 1 is supplied to the node n 1 by controlling a state of electrical continuity of the wiring 117 and the node n 1 in accordance with an output signal of the circuit 310 _ 1 and can function as a switch.
  • the transistor 301 _ 2 has a function of controlling a timing when the voltage V 1 is supplied to the node n 2 by controlling a state of electrical continuity of the wiring 117 and the node n 2 in accordance with an output signal of the circuit 310 _ 2 and can function as a switch.
  • the transistor 302 has a function of controlling a timing when the voltage V 1 is supplied to the wiring 111 by controlling a state of electrical continuity of the wiring 117 and the wiring 111 in accordance with an output signal of the circuit 320 and can function as a switch.
  • the transistor 303 _ 1 has a function of controlling a timing when the voltage V 1 is supplied to the node n 1 by controlling a state of electrical continuity of the wiring 117 and the node n 1 in accordance with the signal RE and can function as a switch.
  • the transistor 303 _ 2 has a function of controlling a timing when the voltage V 1 is supplied to the node n 2 by controlling a state of electrical continuity of the wiring 117 and the node n 2 in accordance with the signal RE and can function as a switch.
  • the transistor 304 has a function of controlling a timing when the voltage V 1 is supplied to the wiring 111 by controlling a state of electrical continuity of the wiring 117 and the wiring 111 in accordance with the signal RE and can function as a switch.
  • the transistors 301 _ 1 and 301 _ 2 , the transistor 302 , the transistors 303 _ 1 and 303 _ 2 , and the transistor 304 can have a variety of functions other than the above.
  • the transistors 303 _ 1 and 303 _ 2 , and the transistor 304 are off as shown in FIG. 16A .
  • An output signal from the circuit 310 _ 1 is in the L level because the potential of the node n 1 becomes equal to (V 2 +Vth 101 _ 1 +Vx), for example. Accordingly, the transistor 301 _ 1 is off.
  • the output signal from the circuit 310 _ 2 is in the H level because the potential of the node n 2 is approximate V 1 . Accordingly, the transistor 301 _ 2 is on.
  • the output signal from the circuit 320 is in the H level because the potential of the wiring 111 is approximate V 1 .
  • the transistor 302 is on.
  • the wiring 117 and the node n 1 are brought out of electrical continuity
  • the wiring 117 and the node n 2 are brought into electrical continuity through the transistor 301 _ 2
  • the wiring 117 and the wiring 111 are brought into electrical continuity through the transistor 302 .
  • the voltage V 1 is supplied from the wiring 117 to the node n 2 through the transistor 301 _ 2
  • the voltage V 1 is supplied from the wiring 117 to the wiring 111 through the transistor 302 .
  • the period A 2 is different from the period A 1 in that the output signal from the circuit 310 _ 1 is in the H level because the potential of the node n 1 is approximate V 1 and the output signal from the circuit 310 _ 2 is in the L level because the potential of the node n 2 is equal to (V 2 +Vth 101 _ 2 +Vx), for example. Accordingly, the transistor 301 _ 1 is on and the transistor 3012 is off. As a result, the wiring 117 and the node n 1 are brought into electrical continuity through the transistor 301 _ 1 and the wiring 117 and the node n 2 are brought out of electrical continuity. Accordingly, the voltage V 1 is supplied to the node n 1 through the wiring 117 .
  • the transistors 303 _ 1 and 3032 , and the transistor 304 are kept off as shown in FIG. 16C .
  • An output signal from the circuit 310 _ 1 remains at the L level because the potential of the node n 1 remains as (V 2 +Vth 101 _ 1 +Vx), for example. Accordingly, the transistor 301 _ 1 is kept off.
  • the output signal from the circuit 3102 remains at the H level because the potential of the node n 2 remains at approximate V 1 . Accordingly, the transistor 301 _ 2 is kept on.
  • the output signal from the circuit 320 goes into the L level because the potential of the wiring 111 is approximate V 2 . Thus, the transistor 302 is off.
  • the wiring 117 and the node n 1 are kept out of electrical continuity
  • the wiring 117 and the node n 2 are kept in electrical continuity through the transistor 301 _ 2
  • the wiring 117 and the wiring 111 are brought out of electrical continuity. Accordingly, the voltage V 1 is supplied from the wiring 117 to the node n 2 through the transistor 301 _ 2 .
  • the period B 2 is different from the period B 1 in that the output signal from the circuit 310 _ 1 remains at the L level because the potential of the node n 1 remains at approximate V 1 and the output signal from the circuit 310 _ 2 remains at the L level because the potential of the node n 2 remains as approximate (V 2 +Vth 101 _ 2 +Vx), for example. Accordingly, the transistor 301 _ 1 is kept on and the transistor 301 _ 2 is kept off. As a result, the wiring 117 and the node n 1 are kept in electrical continuity through the transistor 301 _ 1 and the wiring 117 and the node n 2 are kept out of electrical continuity. Accordingly, the voltage V 1 is supplied to the node n 1 through the wiring 117 .
  • the transistors 303 _ 1 and 303 _ 2 , and the transistor 304 are on as shown in FIG. 17B .
  • An output signal from the circuit 310 _ 1 is in the H level because the potential of the node n 1 is approximate V 1 . Accordingly, the transistor 301 _ 1 is on.
  • the output signal from the circuit 310 _ 2 is in the H level because the potential of the node n 2 is approximate V 1 . Accordingly, the transistor 301 _ 2 is on.
  • the output signal from the circuit 320 is in the H level because the potential of the wiring 111 is approximate V 1 .
  • the transistor 302 is on.
  • the wiring 117 and the node n 1 are brought into electrical continuity through the transistors 301 _ 1 and 303 _ 1
  • the wiring 117 and the node n 2 are brought into electrical continuity through the transistors 301 _ 2 and 303 _ 2
  • the wiring 117 and the wiring 111 are brought into electrical continuity through the transistor 302 and the transistor 304 .
  • the voltage V 1 is supplied from the wiring 117 to the node n 1 through the transistor 301 _ 1 and the transistor 303 _ 1
  • the voltage V 1 is supplied from the wiring 117 to the node n 2 through the transistor 301 _ 2 and the transistor 303 _ 2 .
  • the voltage V 1 is supplied from the wiring 117 to the wiring 111 through the transistor 302 and the transistor 304
  • the transistors 303 _ 1 and 303 _ 2 , and the transistor 304 are off as shown in FIG. 17C .
  • An output signal from the circuit 310 _ 1 remains at the H level because the potential of the node n 1 remains at approximate V 1 . Accordingly, the transistor 301 _ 1 is kept on.
  • the output signal from the circuit 310 _ 2 remains at the H level because the potential of the node n 2 remains at approximate V 1 . Accordingly, the transistor 301 _ 2 is kept on.
  • the output signal from the circuit 320 remains at the H level because the potential of the wiring 111 remains at approximate V 1 .
  • the transistor 302 is kept on.
  • the wiring 117 and the node n 1 are kept in electrical continuity through the transistor 301 _ 1
  • the wiring 117 and the node n 2 are kept in electrical continuity through the transistor 301 _ 2
  • the wiring 117 and the wiring 111 are kept in electrical continuity through the transistor 302 .
  • the voltage V 1 is supplied from the wiring 117 to the node n 1 through the transistor 301 _ 1 .
  • the voltage V 1 is supplied from the wiring 117 to the node n 2 through the transistor 301 _ 2 .
  • the voltage V 1 is supplied from the wiring 117 to the wiring 111 through the transistor 302 .
  • the channel widths of the transistors 301 _ 1 and 301 _ 2 be approximately the same.
  • the channel widths of the transistors 303 _ 1 and 303 _ 2 be approximately the same.
  • this embodiment is not limited to this example.
  • the transistors 301 _ 1 and 301 _ 2 can have channel widths different from each other.
  • the transistors 303 _ 1 and 303 _ 2 can have channel widths different from each other.
  • the transistors 301 _ 1 and 301 _ 2 have functions of controlling a timing when the voltage V 1 is supplied to the nodes n 1 and n 2
  • the transistor 302 has a function of controlling a timing when the voltage V 1 is supplied to the wiring 111 . Since the load of each of the node n 1 and the node n 2 is lower than the load of the wiring 111 in many cases, the channel width of each of the transistors 301 _ 1 and 301 _ 2 is preferably smaller than that of the transistor 302 . From a similar reason, the channel width of each of the transistors 303 _ 1 and 303 _ 2 is preferably smaller than that of the transistor 304 . However, this embodiment is not limited to this example.
  • the channel width of each of the transistor 301 _ 1 and 301 _ 2 can be larger than or approximately the same as that of the transistor 302 .
  • the channel width of each of the transistors 303 _ 1 and 303 _ 2 can be larger than or approximately the same as that of the transistor 304 .
  • the wiring 117 can be divided into a plurality of wirings of wirings 117 C to 117 K as in Embodiments 1 and 2.
  • the wiring 117 C, the wiring 117 D, the wiring 117 E, the wiring 117 F, the wiring 117 G, the wiring 117 H, the wiring 117 I, the wiring 117 J, and the wiring 117 K can be connected to the first terminal of the transistor 303 _ 1 , the first terminal of the transistor 303 _ 2 , the first terminal of the transistor 304 , the circuit 310 _ 1 , the first terminal of the transistor 301 _ 1 , the circuit 310 _ 2 , the first terminal of the transistor 301 _ 2 , the circuit 320 , and the first terminal of the transistor 302 , respectively.
  • the wirings 117 C to 117 K can be connected to a variety of wirings such as the wiring 111 , the wiring 112 , the wiring 113 , the wiring 114 , the wirings 115 _ 1 and 115 _ 2 , the wiring 116 , the wiring 118 , and the wiring 211 , or a variety of nodes such as the node n 1 and the node n 2 .
  • this embodiment is not limited to this example.
  • the wiring 113 can be divided into a plurality of wirings in a similar manner.
  • the first terminal of the transistor 303 _ 1 , the first terminal of the transistor 303 _ 2 , and the first terminal of the transistor 304 can be connected to the wiring 118 .
  • the transistor 304 can be eliminated.
  • this embodiment is not limited to this example.
  • the transistor 303 _ 1 and/or the transistor 303 _ 2 can be eliminated.
  • the transistor 303 _ 1 , the transistor 303 _ 2 , and/or the transistor 304 can be eliminated in FIGS. 18A and 18B .
  • the circuit 320 and the transistor 302 can be eliminated.
  • this embodiment is not limited to this example.
  • the circuit 310 _ 1 and the transistor 301 _ 1 can be eliminated or the circuit 310 _ 1 and the transistor 301 _ 2 can be eliminated.
  • circuit 310 _ 1 and the transistor 301 _ 1 can be eliminated, the circuit 310 _ 1 and the transistor 301 _ 2 can be eliminated, or the circuit 320 and the transistor 302 can be eliminated in FIGS. 18A to 18C .
  • the transistor 301 _ 1 can be replaced with a diode 301 a _ 1 one terminal (also referred to as an anode) of which is connected to the node n 1 and the other terminal (also referred to as a cathode) of which is connected to an output terminal of the circuit 310 _ 1 .
  • the transistor 301 _ 2 can be replaced with a diode 301 a _ 2 one terminal (also referred to as an anode) of which is connected to the node n 2 and the other terminal (also referred to as a cathode) of which is connected to an output terminal of the circuit 310 _ 2 .
  • the transistor 302 can be replaced with a diode 302 a one terminal (also referred to as an anode) of which is connected to the wiring 111 and the other terminal (also referred to as a cathode) of which is connected to an output terminal of the circuit 320 .
  • the transistor 303 _ 1 can be replaced with a diode 303 a _ 1 one terminal (also referred to as an anode) of which is connected to the node n 1 and the other terminal (also referred to as a cathode) of which is connected to the wiring 116 .
  • the transistor 303 _ 2 can be replaced with a diode 303 a _ 2 one terminal (also referred to as an anode) of which is connected to the node n 2 and the other terminal (also referred to as a cathode) of which is connected to the wiring 116 .
  • the transistor 304 can be replaced with a diode 304 a one terminal (also referred to as an anode) of which is connected to the wiring 111 and the other terminal (also referred to as a cathode) of which is connected to the wiring 116 .
  • this embodiment is not limited to this example.
  • the transistors can be diode-connected.
  • the transistors can be diode-connected by connecting the gates of the transistor to the respective first terminals of the transistors.
  • the transistor 301 _ 1 , the transistor 301 _ 2 , the transistor 302 , the transistor 303 _ 1 , the transistor 303 _ 2 , and/or the transistor 304 can be replaced with a diode in FIGS. 18A to 18C and FIG. 19A .
  • these transistors can be diode-connected.
  • the transistors 301 _ 1 and 301 _ 2 and the transistor 302 can share a circuit for controlling a conduction state of each of the transistors 301 _ 1 and 301 _ 2 and the transistor 302 .
  • a circuit 330 has a function of controlling a conduction state of each of the transistors 301 _ 1 and 301 _ 2 and the transistor 302 by controlling the potential of the gate of each of the transistors 301 _ 1 and 301 _ 2 and the transistor 302 in accordance with the potential of the node n 1 or n 2 and can function as a control circuit.
  • the transistors 301 _ 1 and 3012 and the transistor 302 can share a circuit for controlling a conduction state of each of the transistors 301 _ 1 and 301 _ 2 and the transistor 302 in FIGS. 18A to 18C and FIGS. 19A and 19B .
  • the circuit 300 can include a plurality of transistors of transistors 301 _ 1 to 301 _N, a plurality of transistors of transistors 303 _ 1 to 303 _N, and a plurality of circuits of circuits 310 _ 1 to 310 _N.
  • the transistors 301 _ 1 to 301 _N correspond to the transistor 301 _ 1 or the transistor 301 _ 2 and have functions similar to that of the transistor 301 _ 1 or the transistor 301 _ 2 .
  • the transistors 303 _ 1 to 303 _N correspond to the transistor 303 _ 1 or the transistor 303 _ 2 and have functions similar to that of the transistor 303 _ 1 or the transistor 303 _ 2 .
  • the circuits 310 _ 1 to 310 _N corresponds to and have functions similar to that of the circuit 310 _ 1 or the circuit 310 _ 2 .
  • First terminals of the transistors 301 _ 1 to 301 _N are connected to the wiring 117 .
  • Second terminals of the transistors 301 _ 1 to 301 _N are connected to the nodes n 1 to nN, respectively.
  • Gates of the transistors 301 _ 1 to 301 _N are connected to respective output terminals of the circuits 310 _ 1 to 310 _N.
  • First terminals of the transistors 303 _ 1 to 303 _N are connected to the wiring 117 .
  • Second terminals of the transistors 303 _ 1 to 303 _N are connected to the nodes n 1 to nN, respectively.
  • Gates of the transistors 303 _ 1 to 303 _N are connected to the wirings 116 .
  • the circuit 300 can include the plurality of transistors of the transistors 301 _ 1 to 301 _N, the plurality of transistors of the transistors 303 _ 1 to 303 _N, and/or the plurality of circuits of the circuits 310 _ 1 to 310 _N in FIGS. 18A to 18C and FIGS. 19A to 19C .
  • the circuit 300 can includes a transistor 342 and a transistor 344 as shown in FIG. 20B .
  • the transistor 342 corresponds to the transistor 302 and has a function similar to that of the transistor 302 .
  • the transistor 344 corresponds to the transistor 304 and has a function similar to that of the transistor 304 .
  • a first terminal of the transistor 342 is connected to the wiring 117
  • a second terminal of the transistor 342 is connected to the wiring 211
  • a gate of the transistor 342 is connected to the gate of the transistor 302 .
  • a first terminal of the transistor 344 is connected to the wiring 117
  • a second terminal of the transistor 344 is connected to the wiring 211
  • a gate of the transistor 344 is connected to the wiring 116 .
  • the circuit 300 can include the transistor 342 and/or the transistor 344 in FIGS. 18A to 18C , FIGS. 19A to 19C , and FIG. 20A .
  • p-channel transistors can be used as the transistors 301 _ 1 and 301 _ 2 , the transistor 302 , the transistors 303 _ 1 and 303 _ 2 , and the transistor 304 .
  • Transistors 301 p _ 1 and 301 p _ 2 , a transistor 302 p , a transistors 303 p _ 1 and 303 p _ 2 , and a transistor 304 p correspond to the transistors 301 _ 1 and 301 _ 2 , the transistor 302 , the transistors 303 _ 1 and 303 _ 2 , and the transistor 304 , respectively, and are p-channel transistors.
  • the voltage V 1 is supplied to the wiring 113
  • the voltage V 2 is supplied to the wiring 117
  • an output signal from the circuit 310 _ 1 an output signal from the circuit 310 _ 2
  • an output signal from the circuit 320 an output signal from the circuit 320 , the potential of the node n 1 , the potential of the node n 2 , and the signal OUT are inverted as compared to the case where the transistors are n-channel transistors.
  • p-channel transistors can be used as the transistors in FIG. 18A to 18C , FIGS. 19A to 19C , and FIGS. 20A and 20B .
  • circuits 310 _ 1 and 310 _ 2 and the circuit 320 are described.
  • FIG. 22A shows an example of the circuit 310 _ 1 .
  • the circuit 310 _ 1 includes a transistor 311 _ 1 and a transistor 312 _ 1 .
  • a first terminal of the transistor 311 _ 1 is connected to the wiring 113
  • a second terminal of the transistor 311 _ 1 is connected to the gate of the transistor 301 _ 1
  • a gate of the transistor 311 _ 1 is connected to the wiring 113 .
  • a first terminal of the transistor 312 _ 1 is connected to the wiring 117
  • a second terminal of the transistor 312 _ 1 is connected to the gate of the transistor 301 _ 1
  • a gate of the transistor 312 _ 1 is connected to the node n 1 .
  • the transistor 311 _ 1 and the transistor 312 _ 1 are n-channel transistors. However, this embodiment is not limited to this example.
  • the transistor 311 _ 1 and/or the transistor 312 _ 1 can be p-channel transistors.
  • the transistor 311 _ 1 has a function of increasing the potential of the gate of the transistor 301 _ 1 in the case where the potential of the gate of the transistor 301 _ 1 becomes equal to approximate V 1 and can function as a diode.
  • the transistor 312 _ 1 has a function of controlling a timing when the voltage V 1 is supplied to the gate of the transistor 301 _ 1 by controlling a state of electrical continuity of the wiring 117 and the transistor 301 _ 1 in accordance with the potential of the node n 1 and can function as a switch.
  • the transistor 312 _ 1 since the potential of the node n 1 is approximate V 1 , the transistor 312 _ 1 is off. Therefore, the value of the potential of the gate of the transistor 301 _ 1 is equal to the value obtained by subtracting the threshold voltage of the transistor 311 _ 1 (Vth 311 _ 1 ) from the potential of the wiring 113 (V 2 ), (V 2 ⁇ Vth 311 _ 1 ).
  • the channel width of the transistor 312 _ 1 is preferably two or more times as large as the channel width of the transistor 311 _ 1 . It is more preferable that the channel width of the transistor 312 _ 1 be four or more times as large as the channel width of the transistor 311 _ 1 . It is further preferable that the channel width of the transistor 312 _ 1 be eight or more times as large as the channel width of the transistor 311 _ 1 .
  • this embodiment is not limited to this example.
  • the gate and the first terminal of the transistor 311 _ 1 can be connected to a variety of wirings.
  • the gate and the first terminal of the transistor 311 _ 1 can be connected to the wiring 112 or the wiring 118 .
  • this embodiment is not limited to this example.
  • the first terminal of the transistor 312 _ 1 can be connected to a variety of wirings.
  • the first terminal of the transistor 312 _ 1 can be connected to the wiring 115 _ 2 .
  • this embodiment is not limited to this example.
  • the circuit 310 _ 1 can include a transistor 313 _ 1 and a transistor 314 _ 1 in addition to the transistor 311 _ 1 and the transistor 312 _ 1 .
  • a first terminal of the transistor 313 _ 1 is connected to the wiring 113
  • a second terminal of the transistor 313 _ 1 is connected to the gate of the transistor 301 _ 1
  • a gate of the transistor 313 _ 1 is connected to the second terminal of the transistor 311 _ 1 and the second terminal of the transistor 312 _ 1 .
  • the transistor 311 _ 1 and the transistor 312 _ 1 are n-channel transistors. However, this embodiment is not limited to this example.
  • the transistor 311 _ 1 and/or the transistor 312 _ 1 can be p-channel transistors.
  • the transistor 313 _ 1 has a function of controlling a timing when a voltage supplied to the wiring 113 is supplied to the transistor 301 _ 1 and can function as a bootstrap transistor or a switch.
  • a first terminal of the transistor 314 _ 1 is connected to the wiring 117
  • a second terminal of the transistor 314 _ 1 is connected to the second terminal of the transistor 313 _ 1
  • a gate of the transistor 314 _ 1 is connected to the node n 1 .
  • the transistor 314 _ 1 has a function of controlling a timing when the voltage V 1 is supplied to the gate of the transistor 301 _ 1 by controlling a state of electrical continuity of the wiring 117 and the transistor 301 _ 1 in accordance with the potential of the node n 1 and can function as a switch.
  • the first terminal of the transistor 313 _ 1 can be connected to a variety of wirings.
  • the first terminal of the transistor 313 _ 1 can be connected to the wiring 112 or the wiring 118 .
  • this embodiment is not limited to this example.
  • the first terminal of the transistor 314 _ 1 can be connected to a variety of wirings.
  • the first terminal of the transistor 314 _ 1 can be connected to the wiring 115 _ 2 .
  • this embodiment is not limited to this example.
  • a capacitor 315 _ 1 can be connected between the gate and the second terminal of the transistor 313 _ 1 as shown in FIG. 22C .
  • the circuit 300 can include a transistor 316 _ 1 .
  • a first terminal of the transistor 316 _ 1 is connected to the wiring 117
  • a second terminal of the transistor 316 _ 1 is connected to the gate of the transistor 301 _ 1
  • a gate of the transistor 316 _ 1 is connected to the wiring 114 .
  • the transistor 316 _ 1 is an n-channel transistor. However, this embodiment is not limited to this example.
  • the transistor 316 _ 1 can be a p-channel transistor.
  • the transistor 316 _ 1 has a function of controlling a timing when the voltage V 1 is supplied to the transistor 301 _ 1 by controlling a state of electrical continuity of the wiring 117 and the gate of the transistor 301 _ 1 in accordance with the signal SP.
  • the transistor 316 _ 1 whose first terminal is connected to the wiring 117 , second terminal is connected to the gate of the transistor 301 _ 1 , and gate is connected to the wiring 114 can be additionally provided in FIGS. 22B and 22C .
  • FIG. 23A shows an example of the circuit 310 _ 2 .
  • the circuit 310 _ 2 includes a transistor 311 _ 2 and a transistor 312 _ 2 .
  • a first terminal of the transistor 311 _ 2 is connected to the wiring 113
  • a second terminal of the transistor 311 _ 2 is connected to the gate of the transistor 301 _ 2
  • a gate of the transistor 311 _ 2 is connected to the wiring 113 .
  • a first terminal of the transistor 312 _ 2 is connected to the wiring 117
  • a second terminal of the transistor 312 _ 2 is connected to the gate of the transistor 301 _ 2
  • a gate of the transistor 312 _ 2 is connected to the node n 2 .
  • the transistor 311 _ 2 and the transistor 312 _ 2 are n-channel transistors. However, this embodiment is not limited to this example.
  • the transistor 311 _ 2 and/or the transistor 312 _ 2 can be p-channel transistors.
  • the transistor 311 _ 2 has a function of increasing the potential of the gate of the transistor 301 _ 2 when the potential of the gate of the transistor 301 _ 2 is approximate V 1 and can function as a diode.
  • the transistor 312 _ 2 has a function of controlling a timing when the voltage V 1 is supplied to the gate of the transistor 301 _ 2 by controlling a state of electrical continuity of the wiring 117 and the transistor 301 _ 2 in accordance with the potential of the node n 2 and can function as a switch.
  • the value of the potential of the gate of the transistor 301 _ 2 is equal to the value obtained by subtracting the threshold voltage of the transistor 311 _ 2 (Vth 311 _ 2 ) from the potential of the wiring 113 (V 2 ), (V 2 ⁇ Vth 311 _ 2 ).
  • the channel width of the transistor 312 _ 2 is preferably two or more times as large as the channel width of the transistor 311 _ 2 . It is more preferable that the channel width of the transistor 312 _ 2 be four or more times as large as the channel width of the transistor 311 _ 2 . It is further preferable that the channel width of the transistor 312 _ 2 be eight or more times as large as the channel width of the transistor 311 _ 2 .
  • this embodiment is not limited to this example.
  • the gate and the first terminal of the transistor 311 _ 2 can be connected to a variety of wirings.
  • the gate and the first terminal of the transistor 311 _ 2 can be connected to the wiring 112 or the wiring 118 .
  • this embodiment is not limited to this example.
  • the first terminal of the transistor 312 _ 2 can be connected to a variety of wirings.
  • the first terminal of the transistor 312 _ 2 can be connected to the wiring 115 _ 1 .
  • this embodiment is not limited to this example.
  • the circuit 310 _ 2 can include a transistor 313 _ 2 and a transistor 314 _ 2 in addition to the transistor 311 _ 2 and the transistor 312 _ 2 .
  • a first terminal of the transistor 313 _ 2 is connected to the wiring 113
  • a second terminal of the transistor 313 _ 2 is connected to the gate of the transistor 301 _ 2
  • a gate of the transistor 313 _ 2 is connected to the second terminal of the transistor 311 _ 2 and the second terminal of the transistor 312 _ 2 .
  • the transistor 311 _ 2 and the transistor 312 _ 2 are n-channel transistors. However, this embodiment is not limited to this example.
  • the transistor 311 _ 2 and/or the transistor 312 _ 2 can be p-channel transistors.
  • the transistor 313 _ 2 has a function of controlling a timing when a voltage supplied to the wiring 113 is supplied to the transistor 301 _ 2 and can function as a bootstrap transistor or a switch.
  • the transistor 314 _ 2 has a function of controlling a timing when the voltage V 1 is supplied to the gate of the transistor 301 _ 2 by controlling a state of electrical continuity of the wiring 117 and the transistor 301 _ 2 in accordance with the potential of the node n 2 and can function as a switch.
  • the first terminal of the transistor 313 _ 2 can be connected to a variety of wirings.
  • the first terminal of the transistor 313 _ 2 can be connected to the wiring 112 or the wiring 118 .
  • this embodiment is not limited to this example.
  • the first terminal of the transistor 314 _ 2 can be connected to a variety of wirings.
  • the first terminal of the transistor 314 _ 2 can be connected to the wiring 115 _ 1 .
  • this embodiment is not limited to this example.
  • a capacitor 315 _ 2 can be connected between the gate and the second terminal of the transistor 313 _ 2 as shown in FIG. 23C .
  • the circuit 300 can include a transistor 316 _ 2 .
  • a first terminal of the transistor 316 _ 2 is connected to the wiring 117
  • a second terminal of the transistor 316 _ 2 is connected to the gate of the transistor 301 _ 2
  • a gate of the transistor 316 _ 2 is connected to the wiring 114 .
  • the transistor 316 _ 2 is an n-channel transistor. However, this embodiment is not limited to this example.
  • the transistor 316 _ 2 can be a p-channel transistor.
  • the transistor 316 _ 2 has a function of controlling a timing when the voltage V 1 is supplied to the transistor 301 _ 2 by controlling a state of electrical continuity of the wiring 117 and the gate of the transistor 301 _ 2 in accordance with the signal SP.
  • the transistor 316 _ 2 whose first terminal is connected to the wiring 117 , second terminal is connected to the gate of the transistor 301 _ 2 , and gate is connected to the wiring 114 can be additionally provided in FIGS. 23B and 23C .
  • FIG. 24A shows an example of the circuit 320 .
  • the circuit 320 includes a transistor 321 and a transistor 322 .
  • a first terminal of the transistor 321 is connected to the wiring 113
  • a second terminal of the transistor 321 is connected to the gate of the transistor 302
  • a gate of the transistor 321 is connected to the wiring 113 .
  • a first terminal of the transistor 322 is connected to the wiring 117
  • a second terminal of the transistor 322 is connected to the gate of the transistor 302
  • a gate of the transistor 322 is connected to the wiring 111 .
  • the transistor 321 and the transistor 322 are n-channel transistors. However, this embodiment is not limited to this example.
  • the transistor 321 and/or the transistor 322 can be p-channel transistors.
  • the transistor 321 has a function of increasing the potential of the gate of the transistor 302 when the potential of the gate of the transistor 302 becomes equal to approximate V 1 and can function as a diode.
  • the transistor 322 has a function of controlling a timing when the voltage V 1 is supplied to the gate of the transistor 302 by controlling a state of electrical continuity of the wiring 117 and the transistor 302 in accordance with the potential of the wiring 111 and can function as a switch.
  • the value of the potential of the gate of the transistor 302 is equal to the value obtained by subtracting the threshold voltage of the transistor 321 (Vth 321 ) from the potential of the wiring 113 (V 2 ), (V 2 ⁇ Vth 321 ).
  • the channel width of the transistor 322 is preferably two or more times as large as the channel width of the transistor 321 . It is more preferable that the channel width of the transistor 322 be four or more times as large as the channel width of the transistor 321 . It is further preferable that the channel width of the transistor 322 be eight or more times as large as the channel width of the transistor 321 .
  • this embodiment is not limited to this example.
  • the gate and the first terminal of the transistor 321 can be connected to a variety of wirings.
  • the gate and the first terminal of the transistor 321 can be connected to the wiring 112 or the wiring 118 .
  • this embodiment is not limited to this example.
  • the first terminal of the transistor 322 can be connected to a variety of wirings.
  • the first terminal of the transistor 322 can be connected to the wiring 112 .
  • this embodiment is not limited to this example.
  • the circuit 320 can include a transistor 323 and a transistor 324 in addition to the transistor 321 and the transistor 322 .
  • a first terminal of the transistor 323 is connected to the wiring 113
  • a second terminal of the transistor 323 is connected to the gate of the transistor 302
  • a gate of the transistor 323 is connected to the second terminal of the transistor 321 and the second terminal of the transistor 322 .
  • a first terminal of the transistor 324 is connected to the second terminal of the transistor 323
  • a second terminal of the transistor 324 is connected to the wiring 117
  • a gate of the transistor 324 is connected to the wiring 111 .
  • the transistor 323 and the transistor 324 are n-channel transistors.
  • the transistor 323 and/or the transistor 324 can be p-channel transistors.
  • the transistor 323 has a function of controlling a timing when a voltage supplied to the wiring 113 is supplied to the transistor 302 and can function as a bootstrap transistor or a switch.
  • the transistor 324 has a function of controlling a timing when the voltage V 1 is supplied to the gate of the transistor 302 by controlling a state of electrical continuity of the wiring 117 and the transistor 302 in accordance with the potential of the wiring 111 and can function as a switch.
  • the first terminal of the transistor 323 can be connected to a variety of wirings.
  • the first terminal of the transistor 323 can be connected to the wiring 112 or the wiring 118 .
  • this embodiment is not limited to this example.
  • the first terminal of the transistor 324 can be connected to a variety of wirings.
  • the first terminal of the transistor 324 can be connected to the wiring 118 .
  • a capacitor 325 can be connected between the gate and the second terminal of the transistor 323 in addition to the structure shown in FIG. 24B .
  • the circuit 320 can include a transistor 326 .
  • a first terminal of the transistor 326 is connected to the wiring 117
  • a second terminal of the transistor 326 is connected to the gate of the transistor 302
  • a gate of the transistor 326 is connected to the wiring 114 .
  • the transistor 326 is an n-channel transistor. However, this embodiment is not limited to this example.
  • the transistor 326 can be a p-channel transistor.
  • the transistor 326 has a function of controlling a timing when the voltage V 1 is supplied to the transistor 302 by controlling a state of electrical continuity of the wiring 117 and the gate of the transistor 302 in accordance with the signal SP.
  • the transistor 326 whose first terminal is connected to the wiring 117 , second terminal is connected to the gate of the transistor 302 , and gate is connected to the wiring 114 can be additionally provided in FIGS. 24B and 24C .
  • FIG. 25A shows an example of the circuit 330 .
  • the circuit 330 includes a transistor 331 , a transistor 332 , and a transistor 333 .
  • a first terminal of the transistor 331 is connected to the wiring 113
  • a second terminal of the transistor 331 is connected to the gate of the transistor 301 _ 1 , the gate of the transistor 301 _ 2 , and the gate of the transistor 302
  • a gate of the transistor 331 is connected to the wiring 113 .
  • a first terminal of the transistor 332 is connected to the wiring 117
  • a second terminal of the transistor 332 is connected to the second terminal of the transistor 331
  • a gate of the transistor 332 is connected to the node n 1 .
  • a first terminal of the transistor 333 is connected to the wiring 117 , a second terminal of the transistor 333 is connected to the second terminal of the transistor 331 , and a gate of the transistor 333 is connected to the node n 2 .
  • the transistor 331 , the transistor 332 , and the transistor 333 are n-channel transistors. However, this embodiment is not limited to this example.
  • the transistor 331 , the transistor 332 , and/or the transistor 333 can be p-channel transistors.
  • the value of the potential of each of the gate of the transistor 301 _ 1 , the gate of the transistor 301 _ 2 , and the gate of the transistor 302 is equal to the value obtained by subtracting the threshold voltage of the transistor 331 (Vth 331 ) from the potential of the wiring 113 (V 2 ), (V 2 ⁇ Vth 331 +Vx). At that time, Vx is larger than 0.
  • the channel width of the transistor 332 or 333 is preferably two or more times as large as the channel width of the transistor 331 . It is more preferable that the'channel width of the transistor 332 be four or more times as large as the channel width of the transistor 331 . It is further preferable that the channel width of the transistor 332 be eight or more times as large as the channel width of the transistor 331 .
  • this embodiment is not limited to this example.
  • the gate and the first terminal of the transistor 331 can be connected to a variety of wirings.
  • the gate and the first terminal of the transistor 331 can be connected to the wiring 112 or the wiring 118 .
  • this embodiment is not limited to this example.
  • the gate of the transistor 332 and the gate of the transistor 333 can be connected to a variety of wirings.
  • the gate of the transistor 332 can be connected to the wiring 114 and the gate of the transistor 333 can be connected to the wiring 111 .
  • this embodiment is not limited to this example.
  • the first terminal of the transistor 332 and the first terminal of the transistor 333 can be connected to different wirings.
  • the first terminal of the transistor 332 can be connected to the wiring 115 _ 2 and the first terminal of the transistor 333 can be connected to different wiring 115 _ 1 .
  • this embodiment is not limited to this example.
  • the circuit 330 can include a transistor 334 , a transistor 335 , and a transistor 336 in addition to the transistor 331 , the transistor 332 , and the transistor 333 .
  • a first terminal of the transistor 334 is connected to the wiring 113
  • a second terminal of the transistor 334 is connected to the gate of the transistor 301 _ 1 , the gate of the transistor 301 _ 2 , and the gate of the transistor 302
  • a gate of the transistor 334 is connected to the second terminal of the transistor 331 .
  • a first terminal of the transistor 335 is connected to the wiring 117 , a second terminal of the transistor 335 is connected to the second terminal of the transistor 334 , and a gate of the transistor 335 is connected to the node n 1 .
  • a first terminal of the transistor 336 is connected to the wiring 117 , a second terminal of the transistor 336 is connected to the second terminal of the transistor 334 , and a gate of the transistor 336 is connected to the node n 2 .
  • the transistor 334 , the transistor 335 , and the transistor 336 are n-channel transistors. However, this embodiment is not limited to this example.
  • the transistor 334 , the transistor 335 , and the transistor 336 can be p-channel transistors.
  • a capacitor can be connected between the gate and the second terminal of the transistor 334 .
  • the first terminal of the transistor 334 can be connected to a variety of wirings.
  • the first terminal of the transistor 334 can be connected to the wiring 112 or the wiring 118 .
  • this embodiment is not limited to this example.
  • the gate of the transistor 335 and the gate of the transistor 336 can be connected to a variety of wirings.
  • the gate of the transistor 335 can be connected to the wiring 114 and the gate of the transistor 336 can be connected to the wiring 111 .
  • this embodiment is not limited to this example.
  • the first terminal of the transistor 335 and the first terminal of the transistor 336 can be connected to different wirings.
  • the first terminal of the transistor 335 can be connected to the wiring 115 _ 2 and the first terminal of the transistor 336 can be connected to different wiring 115 _ 1 .
  • this embodiment is not limited to this example.
  • FIG. 41 shows an example of a semiconductor device in the case where contents described in Embodiments 1 to 3 are combined as appropriate.
  • this embodiment is not limited to this example.
  • the semiconductor device can have a variety of structures by combination of contents described in Embodiments 1 to 3 other than the above.
  • the semiconductor device in FIG. 41 includes the circuit 100 and the circuit 10 .
  • the circuit 10 includes the circuit 200 and the circuit 300 .
  • the circuit 300 includes the circuit 330 .
  • the structure shown in FIG. 4A is employed for the circuit 100
  • the structure shown in FIG. 11E is employed for the circuit 200
  • the structure shown in FIG. 19C is employed for the circuit 300
  • the structure shown in FIG. 25B is employed for the circuit 330 .
  • FIGS. 42A and 42B are diagrams showing the result of the verification of the semiconductor device in this embodiment. Note that the verification was performed using a SPICE. In addition, for a comparison example, verification is performed also for operation of the semiconductor device with a circuit configuration in which the transistor 101 _ 2 , the transistor 201 _ 2 , the transistor 203 _ 1 , the transistor 203 _ 2 , the transistor 301 _ 2 , the transistor 3032 , the transistor 333 , and the transistor 336 are not provided.
  • Vdd is 30V
  • Vss is 0V
  • a clock frequency is 25 kHz (one cycle is 20 ⁇ sec)
  • the mobility of each transistor is 1 cm 2 /VS
  • the threshold voltage of each transistor is 5V
  • output capacitance is 50 pF.
  • FIG. 42A is a timing chart of the verification result of the semiconductor device used as the comparison example.
  • the transistor 101 _ 1 is turned on in accordance with the potential of the node n 1 ; the wiring 112 and the wiring 111 are brought into electrical continuity through the transistor 101 _ 1 ; and the signal CK 1 is supplied from the wiring 112 to the wiring 111 through the transistor 101 _ 1 .
  • FIG. 42B is a timing chart of the verification result of the semiconductor device shown in FIG. 41 .
  • the transistor 101 _ 1 is turned on in accordance with the potential of the node n 1 ; the wiring 112 and the wiring 111 are brought into electrical continuity through the transistor 101 _ 1 ; and the signal CK 1 is supplied from the wiring 112 to the wiring 111 through the transistor 101 _ 1 ; and in the period T 2 , the transistor 101 _ 1 is turned on in accordance with the potential of the node n 2 ; the wiring 112 and the wiring 111 are brought into electrical continuity through the transistor 101 _ 1 ; and the signal CK 1 is supplied from the wiring 112 to the wiring 111 through the transistor 101 _ 1 .
  • FIGS. 42A and 42B it can be seen that, since transistors which are on and operated are different in each period in the semiconductor device of this embodiment, the number of times when each of the transistors is turned on and the length of time when each of the transistors is on can be reduced.
  • a shift register in this embodiment can include any of the semiconductor devices in Embodiments 1 to 3. Note that the shift register can be referred to as a semiconductor device or a gate driver. The contents described in Embodiments 1 to 3 are not repeated. Further, the contents described in Embodiments 1 to 3 can be combined with a content described in this embodiment as appropriate.
  • the shift register 500 includes a plurality of flip flops 501 _ 1 to 501 _N (N is a natural number).
  • each of the flip flops 501 _ 1 to 501 _N corresponds to any of the semiconductor devices described in Embodiment 3.
  • FIG. 26 illustrates the case where the semiconductor device in FIG. 4A is used for each of the flip flops 501 _ 1 to 501 _N. Note that this embodiment is not limited thereto, and other semiconductor devices or circuits described in Embodiment 3 can be used for the flip flops 501 _ 1 to 501 _N.
  • the shift register 500 is connected to wirings 511 _ 1 to 511 _N, a wiring 512 , a wiring 513 , a wiring 514 , a wiring 515 _ 1 , a wiring 515 _ 2 , a wiring 516 , a wiring 517 , and a wiring 518 .
  • the wiring 111 , the wiring 112 , the wiring 113 , the wiring 114 , the wiring 115 _ 1 , the wiring 115 _ 2 , the wiring 116 , and the wiring 117 are connected to the wiring 511 _i, the wiring 512 , the wiring 514 , the wiring 511 _i ⁇ 1, the wiring 515 _ 1 , the wiring 515 _ 2 , the wiring 511 _i+1, and the wiring 516 , respectively.
  • the wiring 112 in flip flops of odd-numbered stages and the wiring 112 in flip flops of even-numbered stages are often connected to different portions.
  • the wiring 112 in a flip flop of the ith stage is connected to the wiring 512
  • the wiring 112 in a flip flop of the (i+1)th flip flop or (i ⁇ 1)th stage is connected to the wiring 513 .
  • the wiring 114 is often connected to the wiring 517 .
  • the wiring 116 is often connected to the wiring 518 .
  • this embodiment is not limited to this.
  • signals GOUT_ 1 to GOUT_N are output from the wirings 511 _ 1 to 511 _N, respectively.
  • the signals GOUT_ 1 to GOUT_N are output signals from the flip flops 501 _ 1 to 501 _N, respectively.
  • the signals GOUT_ 1 to GOUT_N correspond to the signal OUT, and can function as an output signal, a selection signal, a transfer signal, a start signal, a reset signal, a gate signal, or a scan signal.
  • a signal GCK 1 is input to the wiring 512 .
  • the signal GCK 1 corresponds to the signal CK 1 and can function as a clock signal.
  • a signal GCK 2 is input to the wiring 513 .
  • the signals GCK 2 corresponds to the signal CK 2 and can function as an inverted clock signal.
  • the voltage V 2 is supplied to the wiring 514 .
  • the signals SEL 1 and SEL 2 are input to the wiring 515 _ 1 and 515 _ 2 , respectively.
  • voltage V 1 is supplied to the wiring 516 .
  • a signal GSP is input to the wiring 517 .
  • the signal GSP corresponds to the signal SP, and can function as a start signal or a vertical synchronization signal.
  • a signal GRE is input to the wiring 518 .
  • the signal GRE corresponds to the signal RE, and can function as a reset signal. Note that this embodiment is not limited thereto, and various other signals, voltages, or currents can be input to these wirings.
  • the wirings 511 _ 1 to 511 _N can function as a signal line, a gate signal line, or a scan line.
  • the wirings 512 and 513 can function as a signal line or a clock signal line.
  • the wiring 514 can function as a power supply line.
  • the wirings 515 _ 1 , and 515 _ 2 can function as a signal line.
  • the wiring 516 can function as a power supply line or a ground line.
  • the wiring 517 can function as a signal line.
  • the wiring 518 can function as a signal line. Note that this embodiment is not limited thereto, and these wirings can function as various other wirings.
  • the circuit 520 has a function of controlling the shift register by supplying a signal, a voltage, or the like to the shift register, and can function as a control circuit, a controller, or the like.
  • the circuit 520 includes a circuit 521 and a circuit 522 .
  • the circuit 521 has a function of generating a power supply voltage such as a positive power supply voltage, a negative power supply voltage, a ground voltage, or a reference voltage and can function as a power supply circuit or a regulator.
  • the circuit 522 has a function of generating a variety of signals such as a clock signal, an inverted clock signal, a start signal, a reset signal, and/or a video signal and can function as a timing generator. Note that this embodiment is not limited thereto, and the circuit 520 can include a variety of circuits or elements in addition to the circuits 521 and 522 .
  • the circuit 520 can include an oscillator, a level shift circuit, an inverter circuit, a buffer circuit, a DA conversion circuit, an AD conversion circuit, an operational amplifier, a shift register, a look-up table, a coil, a transistor, a capacitor, a resistor, and/or a divider.
  • FIG. 27 is an example of a timing chart for illustrating operation of the shift register.
  • FIG. 27 illustrates an example of the signals GSP, GRE, GCK 1 , GCK 2 , SEL 1 , SEL 2 , GOUT_ 1 , GOUT_i ⁇ 1, GOUT_i, GOUT_i+1, and GOUT_N. Note that the description of the same operation as that of any of the semiconductor devices in Embodiments 1 to 3 is omitted.
  • the flip flop 501 _i Operation of the flip flop 501 _i in a kth (k is a natural number) frame is described.
  • the signal GOUT_i ⁇ 1 is set at the H level. Accordingly, the flip flop 501 _i starts operation of the period A 1 , and the signal GOUT_i is set at the L level.
  • the signal GCK 1 and the signal GCK 2 are inverted. Accordingly, the flip flop 501 _i starts operation of the period B 1 , and the signal GOUT_i is set at the H level.
  • the signal GOUT_i is input to the flip flop 501 _i ⁇ 1 as a reset signal and input to the flop 501 _i+1 as a start signal.
  • the flip flop 501 _i ⁇ 1 starts operation of the period Cl
  • the flip flop 501 _i+1 starts the operation of the period A 1 .
  • the signal GCK 1 and the signal GCK 2 are inverted again.
  • the flip flop 501 _i+1 starts the operation of the period B 1
  • the signal GOUT_i+1 is set at the H level.
  • the signal GOUT_i+1 is input to the flip flop 501 _ 1 as a reset signal.
  • the flip flop 501 _ 1 starts the operation of the period C 1
  • the signal GOUT_i is set at the L level.
  • the flip flop 501 _i repeat operation of the period D 1 and operation of the period E 1 every time the signal GCK 1 and the signal GCK 2 are inverted.
  • the flip flop 501 _i Operation of the flip flop 501 _i in a (k+1)th frame is described.
  • the signal GOUT_i ⁇ 1 goes into the H level.
  • the flip flop 501 _i starts operation of the period A 2
  • the signal GOUT_i goes into the L level.
  • the signal GCK 1 and the signal GCK 2 are inverted.
  • the flip flop 501 _i starts operation of the period B 2
  • the signal GOUT_i goes into the H level.
  • the signal GOUT_i is input to the flip flop 501 _i ⁇ 1 as a reset signal and input to the flop 501 _i+1 as a start signal.
  • the flip flop 501 _i ⁇ 1 starts operation of the period C 2
  • the flip flop 501 _i+1 starts the operation of the period A 2
  • the signal GCK 1 and the signal GCK 2 are inverted again.
  • the flip flop 501 _i+1 starts the operation of the period B 1
  • the signal GOUT_i+1 goes into the H level.
  • the signal GOUT_i+1 is input to the flip flop 501 _i as a reset signal.
  • the flip flop 501 _i starts the operation of the period C 2
  • the signal GOUT_i goes into the L level.
  • the flip flop 501 _i repeats operation of the period D 2 and operation of the period E 2 every time the signal GCK 1 and the signal GCK 2 are inverted.
  • the signal GSP is input from the circuit 520 through the wiring 517 . Accordingly, when the signal GSP is set at the H level, the flip flop 501 _ 1 starts the operation of the period A 1 or A 2 .
  • the signal GRE is input from the circuit 520 through the wiring 518 . Accordingly, when the signal GRE is set at the H level, the flip flop 501 _N starts the operation of the period C 1 or C 2 .
  • the shift register in this embodiment can obtain advantages similar to those of the semiconductor device.
  • the relation between the signal GCK 1 and the signal GCK 2 can be unbalanced.
  • a period during which the signals GCK 1 and GCK 2 are at the H level can be shorter than a period during which these signals are at the L level. Accordingly, even when delay, distortion, or the like of the signals GOUT_ 1 to GOUT_N occurs, a period during which these signals are simultaneously set at the H level can be prevented.
  • the shift register in this embodiment is used in a display device, a plurality of rows can be prevented from being selected at one time.
  • this embodiment is not limited thereto, and it is possible to make a period during which the signal GCK 1 and/or the signal GCK 2 are/is at the H level longer than a period during which the signal GCK 1 and/or the signal GCK 2 are/is at the L level.
  • multi-phase clock signals can be input to the shift register.
  • M-phase clock signals (M is a natural number of 3 or more) can be used.
  • M is a natural number of 3 or more
  • a period during which the signal is set at the H level at a given stage can overlap with a period during which the signal is set at the H level at the previous and next stages. Accordingly, when this embodiment is used for a display device, a plurality of rows are selected at the same time. Thus, a video signal to a pixel in another row can be used as a precharge voltage.
  • M ⁇ 8 it is preferable that M ⁇ 8. It is more preferable that M ⁇ 6. It is further preferable that M ⁇ 4. This is because when the shift register is used in a scan line driver circuit in a display device, a plurality of kinds of video signals are written into a pixel if M is too large. This is also because the display quality is sometimes degraded since a period during which a wrong video signal is input to the pixel becomes longer.
  • multi-phase clock signals can be used in the timing chart of FIG. 28A .
  • the wiring 518 and another wiring can be brought together into one wiring, so that the wiring 518 can be eliminated.
  • the wiring 116 be connected to the wiring 512 , the wiring 513 , the wiring 515 _ 1 , the wiring 515 _ 2 , the wiring 516 , or the wiring 517 .
  • the wiring 518 can be eliminated.
  • the transistor 303 _ 1 , the transistor 303 _ 2 , and the transistor 304 can be eliminated.
  • the semiconductor device in FIG. 10E is used for each of the flip flops 501 _ 1 to 501 _N.
  • the wiring 111 , the wiring 112 , the wiring 113 , the wiring 114 , the wiring 115 _ 1 , the wiring 115 _ 2 , the wiring 116 , and the wiring 117 are connected to the wiring 511 _i, the wiring 512 , the wiring 514 , the wiring 518 _i ⁇ 1, the wiring 515 — 1, the wiring 515 _ 2 , the wiring 511 _i+1, and the wiring 516 , respectively.
  • the wiring 114 can be connected to the wiring 511 _i ⁇ 1.
  • the wiring 116 can be connected to a wiring 517 _i+1.
  • the liquid crystal display device includes a circuit 5361 , a circuit 5362 , a circuit 5363 _ 1 , a circuit 5363 _ 2 , a pixel portion 5364 including pixels, a circuit 5365 , and a lighting device 5366 .
  • a plurality of wirings 5371 which are extended from the circuit 5362 and a plurality of wirings 5372 which are extended from the circuit 5363 _ 1 and the circuit 5363 _ 2 are provided in the pixel portion 5364 .
  • pixels 5367 which include display elements such as liquid crystal elements are provided in a matrix in respective regions where the plurality of wirings 5371 and the plurality of wirings 5372 intersect with each other.
  • the circuit 5361 has a function of supplying a signal, voltage, current, or the like to the circuit 5362 , the circuit 5363 _ 1 , the circuit 5363 _ 2 , and the circuit 5365 in response to a video signal 5360 and can serve as a controller, a control circuit, a timing generator, a power supply circuit, a regulator, or the like.
  • the circuit 5361 supplies a signal line driver circuit start signal (SSP), a signal line driver circuit clock signal (SCK), an inverted signal line driver circuit clock signal (SCKB), video signal data (DATA), or a latch signal (LAT) to the circuit 5362 .
  • SSP signal line driver circuit start signal
  • SCK signal line driver circuit clock signal
  • SCKB inverted signal line driver circuit clock signal
  • DATA video signal data
  • LAT latch signal
  • the circuit 5361 supplies a scan line driver circuit start signal (GSP), a scan line driver circuit clock signal (GCK), or an inverted scan line driver circuit clock signal (GCKB) to the circuit 5363 _ 1 and the circuit 5363 _ 2 .
  • the circuit 5361 supplies a backlight control signal (BLC) to the circuit 5365 . Note that this embodiment is not limited to this example.
  • the circuit 5361 can supply a variety of signals, voltages, currents, or the like to the circuit 5362 , the circuit 5363 _ 1 , the circuit 5363 _ 2 , and the circuit 5365 .
  • the circuit 5362 has a function of outputting video signals to the plurality of wirings 5371 in response to a signal supplied from the circuit 5361 (e.g., SSP, SCK, SCKB, DATA, or LAT) and can serve as a signal line driver circuit.
  • the circuit 5363 _ 1 and the circuit 5363 _ 2 each have a function of outputting scan signals to the plurality of wirings 5372 in response to a signal supplied from the circuit 5361 (e.g., GSP, GCK, or GCKB) and can serve as a scan line driver circuit.
  • the circuit 5365 has a function of controlling the luminance (or average luminance) of the lighting device 5366 by controlling the amount of electric power supplied to the lighting device 5366 , time to supply the electric power to the lighting device 5366 , or the like in response to the signal (BLC) supplied from the circuit 5361 and can serve as a power supply circuit.
  • the plurality of wirings 5371 can serve as signal lines, video signal lines, source signal lines, or the like.
  • the plurality of wirings 5372 can serve as signal lines, scan lines, gate signal lines, or the like. Note that one example of this embodiment is not limited to this example.
  • circuit 5363 _ 1 and the circuit 5363 _ 2 can be eliminated.
  • a wiring such as a capacitor line, a power supply line, or a scan line can be additionally provided in the pixel portion 5364 .
  • the circuit 5361 can output a signal, voltage, or the like to such a wiring.
  • a circuit which is similar to the circuit 5363 _ 1 or the circuit 5363 _ 2 can be additionally provided.
  • the additionally provided circuit can output a signal such as a scan signal to the additionally provided wiring.
  • the pixel 5367 can include a light-emitting element such as an EL element as a display element.
  • a light-emitting element such as an EL element
  • the circuit 5365 and the lighting device 5366 can be eliminated.
  • a plurality of wirings 5373 which can serve as power supply lines can be provided in the pixel portion 5364 .
  • the circuit 5361 can supply power supply voltage (also referred to voltage ANO) to the wirings 5373 .
  • the wirings 5373 can be separately connected to the pixels in accordance with color elements or connected to all the pixels.
  • FIG. 30B illustrates an example in which the circuit 5361 supplies different signals to the circuit 5363 _ 1 and the circuit 5363 _ 2 .
  • the circuit 5361 supplies a signal such as a scan line driver circuit start signal (GSP 1 ), a scan line driver circuit clock signal (GCK 1 ), or an inverted scan line driver circuit clock signal (GCKB 1 ) to the circuit 5363 _ 1 .
  • the circuit 5361 supplies a signal such as a scan line driver circuit start signal (GSP 2 ), a scan line driver circuit clock signal (GCK 2 ), or an inverted scan line driver circuit clock signal (GCKB 2 ) to the circuit 5363 _ 2 .
  • the circuit 5363 _ 1 can scan only wirings in odd-numbered rows of the plurality of wirings 5372 and the circuit 5363 _ 2 can scan only wirings in even-numbered rows of the plurality of wirings 5372 .
  • the driving frequency of the circuit 5363 _ 1 and the circuit 5363 _ 2 can be lowered, so that power consumption can be reduced.
  • an area in which a flip-flop of one stage can be laid out can be made larger. Therefore, a display device can have higher definition. Alternatively, a display device can be made larger. Note that this embodiment is not limited to this example.
  • the circuit 5361 can supply the same signal to the circuit 5363 _ 1 and the circuit 5363 _ 2 .
  • the circuit 5361 can supply different signals to the circuit 5363 _ 1 and the circuit 5363 _ 2 in FIG. 30A .
  • circuits which have a function of outputting signals to the pixel portion 5364 are formed over the same substrate 5380 as the pixel portion 5364 .
  • the circuit 5361 is formed over a different substrate from the pixel portion 5364 . In this manner, since the number of external components is reduced, reduction in cost can be achieved. Alternatively, since the number of signals or voltages input to the substrate 5380 is reduced, the number of connections between the substrate 5380 and the external component can be reduced. Therefore, improvement in reliability or the increase in yield can be achieved.
  • the substrate can be mounted on an FPC (flexible printed circuit) by TAB (tape automated bonding).
  • the substrate can be mounted on the same substrate 5380 as the pixel portion 5364 by COG (chip on glass).
  • the driving frequency of a circuit formed over the substrate can be set from a wide range. For example, by increasing the driving frequency, the number of pixels provided for the pixel portion 5364 can be increased (i.e., resolution can be increased). By decreasing a driving voltage, power consumption can be reduced.
  • the driving voltage of the circuit formed over the substrate can be high, a display element with the high driving voltage can be used as the display element.
  • variations in an output signal can be reduced.
  • the circuit 5363 _ 1 and the circuit 5363 _ 2 are formed over the same substrate 5380 as the pixel portion 5364 because the driving frequency of each of the circuit 5363 _ 1 and the circuit 5363 _ 2 is lower than the driving frequency of the circuit 5361 or the circuit 5362 in many cases and a transistor formed in the same steps as a transistor formed in the pixel portion can be used for the circuit 5363 _ 1 and the circuit 5363 _ 2 .
  • the circuit 5361 and the circuit 5362 are formed over a different substrate from the pixel portion 5364 .
  • the circuit formed over the substrate 5380 can be formed using a transistor with low mobility, an amorphous semiconductor, a microcrystalline semiconductor, an organic semiconductor, an oxide semiconductor, or the like can be used for a semiconductor layer of the transistor. Accordingly, the increase in the size of the display device, reduction in the number of steps, reduction in cost, improvement in yield, or the like can be achieved.
  • part of the circuit 5362 (a circuit 5362 a ) can be formed over the same substrate 5380 as the pixel portion 5364 and the other part of the circuit 5362 (a circuit 5362 b ) can be formed over a different substrate from the pixel portion 5364 .
  • the circuit 5362 a includes a circuit which can be formed using a transistor with low mobility (e.g., a shift register, a selector, or a switch) in many cases.
  • the circuit 5362 b includes a circuit which is preferably formed using a transistor with high mobility and few variations in characteristics (e.g., a shift register, a latch circuit, a buffer circuit, a DA converter circuit, or an AD converter circuit) in many cases.
  • an amorphous semiconductor, a microcrystalline semiconductor, an organic semiconductor, an oxide semiconductor, or the like can be used for a semiconductor layer of the transistor, for example. Further, reduction in external components can be achieved.
  • circuits which have a function of outputting signals to the pixel portion 5364 e.g., the circuit 5362 , the circuit 5363 _ 1 , and the circuit 5363 _ 2
  • a circuit which has a function of controlling these circuits e.g., the circuit 5361
  • the circuit 5363 _ 1 and the circuit 53632 can be formed over a different substrate from the pixel portion 5364 in FIGS. 31A to 31C .
  • part of the circuit 5361 (a circuit 5361 a ) is formed over the same substrate 5380 as the pixel portion 5364 and the other part of the circuit 5361 (a circuit 5361 b ) is formed over a different substrate from the pixel portion 5364 .
  • the circuit 5361 a includes a circuit which can be formed using a transistor with low mobility (e.g., a switch, a selector, or a level shifter) in many cases.
  • the circuit 5361 b includes a circuit which is preferably formed using a transistor with high mobility and few variations (e.g., a shift register, a timing generator, an oscillator, a regulator, or an analog buffer) in many cases.
  • the circuit 5361 a can be formed over the same substrate as the pixel portion 5364 and the circuit 5361 b can be formed over a different substrate from the pixel portion 5364 .
  • the semiconductor device or the shift register in Embodiments 1 to 4 can be used.
  • the circuit 5363 _ 1 , the circuit 5363 _ 2 , and the pixel portion are formed over one substrate, all the transistors formed over the substrate can be n-channel transistors or all the transistors formed over the substrate can be p-channel transistors. Accordingly, reduction in the number of steps, improvement in yield, improvement in reliability, or reduction in cost can be achieved.
  • all the transistors are n-channel transistors, amorphous semiconductors, microcrystalline semiconductors, organic semiconductors, oxide semiconductors, or the like can be used for semiconductor layers of the transistors. Accordingly, increase in the size of the display device, reduction in cost, improvement in yield, or the like can be achieved.
  • the channel width of the transistor can be reduced. Accordingly, the layout area can be reduced, so that the frame can be reduced. Alternatively, since the layout area can be reduced, the resolution can be increased.
  • parasitic capacitance can be reduced. Therefore, power consumption can be reduced.
  • the current capability of an external circuit can be decreased.
  • the size of an external circuit or the size of a display device including the external circuit can be reduced.
  • the semiconductor device or the shift register in Embodiments 1 to 4 can be used as part of the circuit 5362 .
  • the circuit 5362 a can include the semiconductor device or the shift register in Embodiments 1 to 4.
  • the signal line driver circuit can be referred to as a semiconductor device or a signal generation circuit.
  • the signal line driver circuit includes a plurality of circuits of circuits 602 _ 1 to 602 _N (N is a natural number), a circuit 600 , and a circuit 601 .
  • the circuits 602 _ 1 to 602 _N each include a plurality of transistors of transistors 603 _ 1 to 603 _k (k is a natural number of 2 or more).
  • the transistors 603 _ 1 to 603 _k are n-channel transistors. However, this embodiment is not limited to this.
  • the transistors 603 _ 1 to 603 _k can be p-channel transistors or CMOS switches.
  • a connection relation of the signal line driver circuit will be described by using the circuit 602 _ 1 as an example.
  • First terminals of the transistors 603 _ 1 to 603 _k are connected to a wiring 605 _ 1 .
  • Second terminals of the transistors 603 _ 1 to 603 _k are connected to wirings S 1 to Sk, respectively.
  • Gates of the transistors 603 _ 1 to 603 _k are connected to wirings 604 _ 1 to 604 _k, respectively.
  • the first terminal of the transistor 603 _ 1 is connected to the wiring 605 _ 1
  • the second terminal of the transistor 603 _ 1 is connected to the wiring S 1
  • the gate of the transistor 603 _ 1 is connected to the wiring 604 _ 1 .
  • the circuit 600 has a function of supplying a signal to the circuits 602 _ 1 to 602 _N through the wirings 604 _ 1 to 604 _k and can function as a shift register, a decoder, or the like.
  • the signal is often a digital signal and can function as a selection signal.
  • the wirings 604 _ 1 to 604 _k can function as signal lines.
  • the circuit 601 has a function of outputting a signal to the circuits 602 _ 1 to 602 _N and can function as a video signal generation circuit or the like.
  • the circuit 601 supplies the signal to the circuit 602 _ 1 through the wiring 605 _ 1 .
  • the circuit 601 supplies the signal to the circuit 602 _ 2 through the wiring 6052 .
  • the signal is often an analog signal and can function as a video signal.
  • the wirings 605 _ 1 to 605 _N can function as signal lines.
  • the circuits 602 _ 1 to 602 _N each have a function of selecting a wiring to which an output signal from the circuit 601 is output, and can function as a selector circuit.
  • the circuit 602 _ 1 has a function of selecting one of the wirings S 1 to Sk to output a signal output from the circuit 601 to the wiring 605 _ 1 .
  • the transistors 603 _ 1 to 603 _k each have a function of controlling a state of electrical continuity of the wiring 605 _ 1 and the wirings S 1 to Sk in accordance with the output signal from the circuit 600 , and function as switches.
  • FIG. 32B illustrates examples of a signal 614 _ 1 input to the wiring 604 _ 1 , a signal 614 _ 2 input to the wiring 6042 , a signal 614 _k input to the wiring 604 _k, a signal 615 _ 1 input to the wiring 605 _ 1 , and a signal 615 _ 2 input to the wiring 605 _ 2 .
  • one operation period of the signal line driver circuit corresponds to one gate selection period in a display device.
  • One gate selection period is a period during which a pixel which belongs to one row is selected and a video signal can be written to the pixel.
  • one gate selection period is divided into a period T 0 and a period T 1 to a period Tk.
  • the period T 0 is a period for applying voltages for precharge to pixels which belong to a selected row at the same time, and can serve as a precharge period.
  • Each of the periods T 1 to Tk is a period for writing video signals to pixels which belong to the selected row, and can serve as a writing period.
  • the circuit 600 outputs a signal in the H level to the wirings 604 _ 1 to 604 _k. Accordingly, the transistors 603 _ 1 to 603 _k are turned on, whereby the wiring 605 _ 1 and the wirings S 1 to Sk are brought into electrical continuity.
  • the circuit 601 applies a precharge voltage Vp to the wiring 605 _ 1 , so that the precharge voltage Vp is output to the wirings S 1 to Sk through the transistors 603 _ 1 to 603 _k, respectively. Then, the precharge voltage Vp is written to the pixels which belong to a selected row, so that the pixels which belong to the selected row are precharged.
  • the circuit 600 outputs a signal in the H level to the wiring 604 _ 1 . Accordingly, the transistor 603 _ 1 is turned on, whereby the wiring 605 _ 1 and the wiring S 1 are brought into electrical continuity. Moreover, the wiring 605 _ 1 and the wirings S 2 to Sk are brought out of electrical continuity.
  • the circuit 601 outputs a signal Data(S 1 ) to the wiring 605 _ 1
  • the signal Data(S 1 ) is output to the wiring S 1 through the transistors 603 _ 1 . In this manner, the signal Data(S 1 ) is written to, of the pixels connected to the wiring S 1 , the pixels which belong to the selected row.
  • the circuit 600 outputs a signal in the H level to the wiring 604 _ 2 . Accordingly, the transistor 603 _ 2 is turned on, whereby the wiring 605 _ 2 and the wiring S 2 are brought into electrical continuity. Moreover, the wiring 605 _ 1 and the wirings S 1 are brought out of electrical continuity, and the wiring 605 _ 1 and the wirings S 3 to Sk are kept out of electrical continuity.
  • the circuit 601 outputs a signal Data(S 2 ) to the wiring 605 _ 1
  • the signal Data(S 2 ) is output to the wiring S 2 through the transistor 603 _ 2 . In this manner, the signal Data(S 2 ) is written to, of the pixels connected to the wiring S 2 , the pixels which belong to the selected row.
  • the circuit 600 sequentially outputs signals in the H level to the wirings 604 _ 1 to 604 _k until the end of the period Tk, so that the circuit 600 sequentially outputs the signals in the H level to the wirings 604 _ 3 to 604 _k from the period T 3 to the period Tk, as in the period T 1 and the period T 2 .
  • the transistors 603 _ 3 to 603 _k are sequentially turned on, the transistors 603 _ 1 to 603 _k are sequentially turned on. Accordingly, signals output from the circuit 601 are sequentially output to the wirings S 1 to Sk. In this manner, the signals can be sequentially written to the pixels which belong to the selected row.
  • the signal line driver circuit in this embodiment includes the circuit functioning as a selector, the number of signals or the number of wirings can be reduced.
  • a voltage for precharging is written to a pixel before a video signal is written to the pixel (during the period T 0 )
  • a writing time of the video signal can be shortened. Accordingly, increase in the size of a display device and higher resolution of the display device can be achieved.
  • this embodiment is not limited to this, and the period T 0 can be eliminated so that the pixel is not precharged.
  • one gate selection period is divided into a period T 0 , a period T 1 , a period T 2 , and a period T 3 .
  • a video signal can be written to the pixel of red (R), the pixel of green (G), and the pixel of blue (B) in the period T 1 , the period T 2 , and the period T 3 , respectively.
  • this embodiment is not limited thereto, and the order of the period T 1 , the period T 2 , and the period T 3 can be set as appropriate.
  • n sub-pixels also referred to as subpixels
  • k n is a natural number
  • one gate selection period is divided into the period T 0 , the period T 1 , and the period T 2 .
  • a video signal can be written to one of the two sub-pixels in the period T 1
  • a video signal can be written to the other of the two sub-pixels in the period T 2 .
  • the driving frequency of the circuit 600 and the circuits 602 _ 1 to 602 _N is low in many cases as compared to that of the circuit 601 , the circuit 600 and the circuits 602 _ 1 to 602 _N can be formed over the same substrate as a pixel portion. Accordingly, the number of connections between the substrate over which the pixel portion is formed and an external circuit can be reduced; thus, increase in yield, improvement in reliability, or the like can be achieved. Further, as shown in FIGS. 31A to 31E , by also forming a scan line driver circuit over the same substrate as the pixel portion, the number of connections between the substrate over which the pixel portion is formed and the external circuit can be further reduced.
  • any of the semiconductor devices or shift registers described in Embodiments 1 to 4 can be used as the circuit 600 .
  • all the transistors in the circuit 600 can be n-channel transistors or all the transistors in the circuit 600 can be p-channel transistors. Accordingly, reduction in the number of steps, increase in yield, or reduction in cost can be achieved.
  • transistors included in the circuit 600 can be n-channel transistors.
  • transistors included in the circuit 600 can be p-channel transistors. Accordingly, when the circuit 600 and the circuits 602 _ 1 to 602 _N are formed over the same substrate as the pixel portion, reduction in the number of steps, increase in yield, or reduction in cost can be achieved.
  • an amorphous semiconductor, a microcrystalline semiconductor, an organic semiconductor, an oxide semiconductor, or the like, for example, can be used for semiconductor layers of the transistors.
  • FIG. 33A illustrates an example of a pixel.
  • a pixel 3020 includes a transistor 3021 , a liquid crystal element 3022 , and a capacitor 3023 .
  • a first terminal of the transistor 3021 is connected to a wiring 3031 .
  • a second terminal of the transistor 3021 is connected to one electrode of the liquid crystal element 3022 and one electrode of the capacitor 3023 .
  • a gate of the transistor 3021 is connected to a wiring 3032 .
  • the other electrode of the liquid crystal element 3022 is connected to an electrode 3034 .
  • the other electrode of the capacitor 3023 is connected to a wiring 3033 .
  • a video signal can be input to the wiring 3031 , for example.
  • a scan signal, a selection signal, or a gate signal can be input to the wiring 3032 , for example.
  • a constant voltage can be applied to the wiring 3033 , for example.
  • a constant voltage can be applied to the wiring 3034 , for example. Note that this embodiment is not limited to this example.
  • a writing time of a video signal can be shortened by supply of a precharge voltage to the wiring 3031 .
  • voltage applied to the liquid crystal element 3022 can be controlled by input of a signal to the wiring 3033 .
  • frame inversion driving can be achieved by input of a signal to the electrode 3034 .
  • the wiring 3031 can function as a signal line, a video signal line, or a source signal line.
  • the wiring 3032 can function as a signal line, a scan line, or a gate signal line.
  • the wiring 3033 can function as a power supply line or a capacitor line.
  • the electrode 3034 can function as a common electrode or a counter electrode.
  • this embodiment is not limited to this example. In the case where voltage is supplied to the wiring 3031 and the wiring 3032 , these wirings can function as power supply lines. Alternatively, in the case where a signal is input to the wiring 3033 , the wiring 3033 can function as a signal line.
  • the transistor 3021 has a function of controlling timing when a video signal is written to a pixel by controlling a state of electrical continuity of the wiring 3031 and one electrode of the liquid crystal element 3022 , and can function as a switch.
  • the capacitor 3023 has a function of keeping voltage applied to the liquid crystal element 3022 as a stable value by storing the potential difference between one electrode of the liquid crystal element 3022 and the wiring 3033 , and functions as a storage capacitor. Note that this embodiment is not limited to this example.
  • FIG. 33B shows an example of a timing chart for illustrating operation of the pixel in FIG. 33A .
  • FIG. 33B illustrates a signal 3042 j (j is a natural number), a signal 3042 _j+1, a signal 3041 _i, a signal 3041 _i+1, and a voltage 3043 .
  • FIG. 33B illustrates a kth (k is a natural number) frame and a (k+1)th frame.
  • the signal 3042 _j, the signal 3042 j +1, the signal 3041 _i, the signal 3041 _i+1, and the voltage 3043 are examples of a signal input to the wiring 3032 in a jth row, a signal input to the wiring 3032 in a (j+1)th row, a signal input to the wiring 3031 in an ith column, a signal input to the wiring 3031 in an (i+1)th column, and a voltage supplied to the wiring 3033 , respectively.
  • FIG. 33B illustrates an example of the case where a positive signal and a negative signal are alternately input to the wiring 3031 every one selection period.
  • the positive signal is a signal whose potential is higher than a reference value (e.g., the potential of the electrode 3034 ).
  • the negative signal is a signal whose potential is lower than a reference value (e.g., the potential of the electrode 3034 ).
  • this embodiment is not limited to this example, and signals with the same polarity can be input to the wiring 3031 in one frame period.
  • FIG. 33B illustrates an example of the case where the polarity of the signal 3041 _i and the polarity of the signal 3041 _i+1 are different from each other.
  • this embodiment is not limited to this example.
  • the polarity of the signal 3041 _i and the polarity of the signal 3041 _i+1 can be the same.
  • FIG. 33B illustrates an example of the case where a period in which the signal 3042 _j is at the H level and a period in which the signal 3042 _j+1 is at the H level do not overlap with each other.
  • this embodiment is not limited to this example.
  • the period in which the signal 3042 j is at the H level and the period in which the signal 3042 _j+1 is at the H level can overlap with each other.
  • signals of the same polarity are preferably supplied to the wiring 3031 in one frame period. In this manner, pixels in a (j+1)th row can be precharged by using the signal 3041 _j written to pixels in the jth row.
  • a writing time of a video signal to a pixel can be shortened. Therefore, a high-definition display device can be obtained. Alternatively, a display portion of the display device can be made large. Alternatively, since the signals of the same polarity are input to the wiring 3031 in one frame period, power consumption can be reduced.
  • a pixel 3020 ( i , j) is connected to a wiring 3031 _i.
  • a pixel 3020 ( i , j+1) is connected to a wiring 3031 _i+1.
  • pixels in the ith column are alternately connected to the wiring 3031 _i and the wiring 3031 _i+1 row-by-row.
  • dot inversion driving can be achieved.
  • this embodiment is not limited to this example.
  • the pixels, which are in the ith column, of every plural rows e.g., two rows or three rows
  • FIGS. 34B and 34C each illustrate a structure of the case where a pixel is divided into two sub-pixels.
  • FIG. 34B shows a sub-pixels structure called 1S+2G (for example, a structure in which one signal line and two scan lines are used for one sub-pixel)
  • FIG. 34C shows a sub-pixel structure called 2S+1G (for example, a structure in which two signal lines and one scan line are used for one sub-pixel).
  • a sub-pixel 3020 A and a sub-pixel 3020 B correspond to the pixel 3020 .
  • a transistor 3021 A and a transistor 3021 B correspond to the transistor 3021 .
  • a liquid crystal element 3022 A and a liquid crystal element 3022 B correspond to the liquid crystal element 3022 .
  • a capacitor 3023 A and a capacitor 3023 B correspond to the capacitor 3023 .
  • a wiring 3031 A and a wiring 3031 B correspond to the wiring 3031 .
  • a wiring 3032 A and a wiring 3032 B correspond to the wiring 3032 .
  • the pixel in this embodiment by a combination of the pixel in this embodiment and any of the semiconductor devices, shift registers, display devices, and signal line driver circuits which are described in Embodiments 1 to 6, a variety of advantages can be obtained.
  • the number of signals required for driving a display device is increased. Therefore, the number of gate signal lines or source signal lines is increased. As a result, the number of connections between a substrate over which a pixel portion is formed and an external circuit is greatly increased in some cases.
  • the scan line driver circuit can be formed over a substrate over which the pixel portion is formed, as described in Embodiment 7.
  • the pixel with the sub-pixel structure can be used without greatly increasing the number of connections between the substrate over which the pixel portion is formed and the external circuit.
  • the use of the signal line driver circuit in Embodiment 6 can reduce the number of source signal lines. Accordingly, the pixel with the sub-pixel structure can be used without greatly increasing the number of connections between the substrate over which the pixel portion is formed and the external circuit.
  • a signal can be supplied to the capacitor line by using any of the semiconductor device and the shift register in Embodiments 1 to 5.
  • the semiconductor device or the shift register in Embodiments 1 to 5 can be formed over the substrate over which the pixel portion is formed. Accordingly, a signal can be input to the capacitor line without greatly increasing the number of connections between the substrate over which the pixel portion is formed and the external circuit.
  • a time for writing a video signal to the pixel is short.
  • the time for writing the video signal to the pixel is short.
  • shortage of the time for writing the video signal to the pixel is caused in some cases.
  • the video signal can be written to the pixel by using the signal line driver circuit in Embodiment 6.
  • the video signal can be written to the pixel in a short time.
  • a video signal for the different row can be used as the voltage for precharge.
  • examples of a display device are described with reference to FIGS. 35A to 35C .
  • a liquid crystal display device is described as an example.
  • FIG. 35A illustrates an example of a top view of a display device.
  • a driver circuit 5392 and a pixel portion 5393 are formed over a substrate 5391 .
  • An example of the driver circuit 5392 is a scan line driver circuit, a signal line driver circuit, or the like.
  • the pixel portion 5393 includes a pixel and a voltage which is applied to a liquid crystal element in accordance with an output signal from the driver circuit 5392 is set to the pixel.
  • FIG. 35B illustrates an example of a cross section taken along line A-B in FIG. 35A .
  • FIG. 35B illustrates a substrate 5400 , a conductive layer 5401 formed over the substrate 5400 , an insulating layer 5402 formed so as to cover the conductive layer 5401 , a semiconductor layer 5403 a formed over the conductive layer 5401 and the insulating layer 5402 , a semiconductor layer 5403 b formed over the semiconductor layer 5403 a , a conductive layer 5404 formed over the semiconductor layer 5403 b and the insulating layer 5402 , an insulating layer 5405 which is formed over the insulating layer 5402 and the conductive layer 5404 and is provided with an opening portion, a conductive layer 5406 formed over the insulating layer 5405 and in the opening portion in the insulating layer 5405 , an insulating layer 5408 provided over the insulating layer 5405 and the conductive layer 5406 , a liquid crystal layer 5407 formed over the insulating layer 5405 ,
  • the conductive layer 5401 can serve as a gate electrode.
  • the insulating layer 5402 can serve as a gate insulating film.
  • the conductive layer 5404 can serve as a wiring, an electrode of a transistor, an electrode of a capacitor, or the like.
  • the insulating layer 5405 can serve as an interlayer film or a planarization film.
  • the conductive layer 5406 can serve as a wiring, a pixel electrode, or a reflective electrode.
  • the insulating layer 5408 can serve as a sealant.
  • the conductive layer 5409 can serve as a counter electrode or a common electrode.
  • parasitic capacitance is generated between the driver circuit 5392 and the conductive layer 5409 in some cases. Accordingly, an output signal from the driver circuit 5392 or a potential of each node is distorted or delayed, or power consumption is increased.
  • the insulating layer 5408 which can serve as the sealant is formed over the driver circuit 5392 as shown in FIG. 24B , parasitic capacitance generated between the driver circuit 5392 and the conductive layer 5409 can be reduced. This is because the dielectric constant of the sealant is often lower than the dielectric constant of the liquid crystal layer. Therefore, distortion or delay of the output signal from the driver circuit 5392 or the potential of each node can be reduced. Alternatively, power consumption of the driver circuit 5392 can be reduced.
  • the insulating layer 5408 which can serve as the sealant can be formed over part of the driver circuit 5392 . Also in such a case, parasitic capacitance generated between the driver circuit 5392 and the conductive layer 5409 can be reduced. Thus, distortion or delay of the output signal from the driver circuit 5392 or the potential of each node can be reduced. Note that this embodiment is not limited to this. It is possible not to form the insulating layer 5408 , which can serve as the sealant, over the driver circuit 5392 .
  • a display element is not limited to a liquid crystal element, and a variety of display elements such as an EL element or an electrophoretic element can be used.
  • this embodiment describes one example of the cross-sectional structure of the display device.
  • Such a structure can be combined with the semiconductor device or the shift register in Embodiments 1 to 4.
  • the channel width of the transistor is increased in many cases.
  • the channel width of the transistor can be decreased.
  • a layout area can be reduced, so that the frame of the display device can be reduced.
  • the display device can have higher definition.
  • FIG. 36A illustrates an example of the structure of a display device or an example of the structure of a top-gate transistor.
  • FIG. 36B illustrates an example of the structure of a display device or an example of the structure of a bottom-gate transistor.
  • FIG. 36C illustrates an example of the structure of a transistor formed using a semiconductor substrate.
  • the transistor in FIG. 36A includes a semiconductor layer 5262 which is formed over a substrate 5260 with an insulating layer 5261 interposed therebetween and is provided with a region 5262 a , a region 5262 b , a region 5262 c , a region 5262 d , and a region 5262 e ; an insulating layer 5263 formed so as to cover the semiconductor layer 5262 ; a conductive layer 5264 formed over the semiconductor layer 5262 and the insulating layer 5263 ; an insulating layer 5265 which is formed over the insulating layer 5263 and the conductive layer 5264 and is provided with openings; and a conductive layer 5266 which is formed over the insulating layer 5265 and in the openings formed in the insulating layer 5265 .
  • FIG. 36B An example of a transistor in FIG. 36B a conductive layer 5301 formed over a substrate 5300 ; an insulating layer 5302 formed so as to cover the conductive layer 5301 ; a semiconductor layer 5303 a formed over the conductive layer 5301 and the insulating layer 5302 ; a semiconductor layer 5303 b formed over the semiconductor layer 5303 a ; a conductive layer 5304 formed over the semiconductor layer 5303 b and the insulating layer 5302 ; an insulating layer 5305 which is formed over the insulating layer 5302 and the conductive layer 5304 and is provided with an opening; and a conductive layer 5306 which is formed over the insulating layer 5305 and in the opening formed in the insulating layer 5305 .
  • An example of a transistor in FIG. 36C includes a semiconductor substrate 5352 including a region 5353 and a region 5355 ; an insulating layer 5356 formed over the semiconductor, substrate 5352 ; an insulating layer 5354 formed over the semiconductor substrate 5352 ; a conductive layer 5357 formed over the insulating layer 5356 ; an insulating layer 5358 which is formed over the insulating layer 5354 , the insulating layer 5356 , and the conductive layer 5357 and is provided with openings; and a conductive layer 5359 which is formed over the insulating layer 5358 and in the openings formed in the insulating layer 5358 .
  • a transistor is formed in each of a region 5350 and a region 5351 .
  • an insulating layer 5267 which is formed over the conductive layer 5266 and the insulating layer 5265 and is provided with an opening; a conductive layer 5268 which is formed over the insulating layer 5267 and in the opening formed in the insulating layer 5267 ; an insulating layer 5269 which is formed over the insulating layer 5267 and the conductive layer 5268 and is provided with the opening; a light-emitting layer 5270 which is formed over the insulating layer 5269 and in the opening formed in the insulating layer 5269 ; and a conductive layer 5271 formed over the insulating layer 5269 and the light-emitting layer 5270 .
  • the insulating layer 5261 can serve as a base film.
  • the insulating layer 5354 serves as an element isolation layer (e.g., a field oxide film).
  • Each of the insulating layer 5263 , the insulating layer 5302 , and the insulating layer 5356 can serve as a gate insulating film.
  • Each of the conductive layer 5264 , the conductive layer 5301 , and the conductive layer 5357 can serve as a gate electrode.
  • Each of the insulating layer 5265 , the insulating layer 5267 , the insulating layer 5305 , and the insulating layer 5358 can serve as an interlayer film or a planarization film.
  • Each of the conductive layer 5266 , the conductive layer 5304 , and the conductive layer 5359 can serve as a wiring, an electrode of a transistor, an electrode of a capacitor, or the like.
  • Each of the conductive layer 5268 and the conductive layer 5306 can serve as a pixel electrode, a reflective electrode, or the like.
  • the insulating layer 5269 can serve as a partition wall.
  • Each of the conductive layer 5271 and the conductive layer 5308 can serve as a counter electrode, a common electrode, or the like.
  • a glass substrate As each of the substrate 5260 and the substrate 5300 , a glass substrate, a quartz substrate, a semiconductor substrate (e.g., a single crystal substrate such as a silicon substrate) or a single crystal substrate, an SOI substrate, a plastic substrate, a metal substrate, a stainless steel substrate, a substrate including stainless steel foil, a tungsten substrate, a substrate including tungsten foil, a flexible substrate, or the like can be used, for example.
  • a glass substrate As a glass substrate, a barium borosilicate glass substrate, an aluminoborosilicate glass substrate, or the like can be used, for example.
  • a flexible synthetic resin such as plastics typified by polyethylene terephthalate (PET), polyethylene naphthalate (PEN), and polyether sulfone (PES), or acrylic can be used, for example.
  • PET polyethylene terephthalate
  • PEN polyethylene naphthalate
  • PES polyether sulfone
  • acrylic acrylic
  • an attachment film formed using polypropylene, polyester, vinyl, polyvinyl fluoride, polyvinyl chloride, or the like
  • paper of a fibrous material a base material film (formed using polyester, polyamide, polyimide, an inorganic vapor deposition film, paper, or the like), or the like can be used.
  • the semiconductor substrate 5352 for example, a single crystal silicon substrate having n-type or p-type conductivity can be used.
  • the region 5353 is a region where an impurity is added to the semiconductor substrate 5352 and serves as a well.
  • the region 5353 has n-type conductivity and serves as an n-well.
  • the region 5355 is a region where an impurity is added to the semiconductor substrate 5352 and serves as a source region or a drain region. Note that an LDD region can be formed in the semiconductor substrate 5352 .
  • an insulating film containing oxygen or nitrogen such as silicon oxide (SiO x ), silicon nitride (SiN x ), silicon oxynitride (SiO x N y ) (x>y>0), or silicon nitride oxide (SiN x O y ) (x>y>0) or a layered structure thereof can be used, for example.
  • silicon oxide (SiO x ) silicon nitride (SiN x ), silicon oxynitride (SiO x N y ) (x>y>0), or silicon nitride oxide (SiN x O y ) (x>y>0) or a layered structure thereof
  • silicon oxide (SiO x ) silicon nitride (SiN x N y ) (x>y>0)
  • SiN x O y silicon nitride oxide
  • a silicon nitride film and a silicon oxide film
  • a silicon oxide film, a silicon nitride film, and a silicon oxide film can be formed as a first insulating layer, a second insulating layer, and a third insulating layer, respectively.
  • a non-single-crystal semiconductor e.g., amorphous silicon, polycrystalline silicon, or microcrystalline silicon
  • a single crystal semiconductor e.g., a compound semiconductor or an oxide semiconductor (e.g., ZnO, InGaZnO, SiGe, GaAs, IZO, ITO, SnO, AZTO, an organic semiconductor, or a carbon nanotube), or the like
  • a non-single-crystal semiconductor e.g., amorphous silicon, polycrystalline silicon, or microcrystalline silicon
  • the region 5262 a is an intrinsic region where an impurity is not added to the semiconductor layer 5262 and serves as a channel region.
  • an impurity can be added to the region 5262 a .
  • the concentration of the impurity added to the region 5262 a is preferably lower than the concentration of an impurity added to the region 5262 b , the region 5262 c , the region 5262 d , or the region 5262 e .
  • Each of the region 5262 b and the region 5262 d is a region to which an impurity is added at lower concentration as compared to the region 5262 c or the region 5262 e and serves as an LDD region. Note that the region 5262 b and the region 5262 d can be eliminated.
  • Each of the region 5262 c and the region 5262 e is a region to which an impurity is added at high concentration and serves as a source region or a drain region.
  • the semiconductor layer 5303 b is a semiconductor layer to which phosphorus or the like is added as an impurity element and has n-type conductivity.
  • the semiconductor layer 5303 b can be eliminated.
  • a film containing oxygen or nitrogen such as silicon oxide (SiO x ), silicon nitride (SiN x ), silicon oxynitride (SiO x N y ) (x>y>0), or silicon nitride oxide (SiN x O y ) (x>y>0) or a layered structure thereof can be used, for example.
  • a conductive film having a single-layer structure or a layered structure, or the like can be used as each of the conductive layer 5264 , the conductive layer 5266 , the conductive layer 5268 , the conductive layer 5271 , the conductive layer 5301 , the conductive layer 5304 , the conductive layer 5306 , the conductive layer 5308 , the conductive layer 5357 , and the conductive layer 5359 .
  • the single film or the compound can contain phosphorus (P), boron (B), arsenic (As), and/or oxygen (O).
  • the compound is an alloy containing one or more elements selected from the above plurality of elements (e.g., an alloy material such as indium tin oxide (ITO), indium zinc oxide (IZO), indium tin oxide containing silicon oxide (ITSO), zinc oxide (ZnO), tin oxide (SnO), cadmium tin oxide (CTO), aluminum-neodymium (Al—Nd), aluminum-tungsten (Al—W), aluminum-zirconium (Al—Zr), aluminum titanium (Al—Ti), aluminum-cerium (Al—Ce), magnesium-silver (Mg—Ag), molybdenum-niobium (Mo—Nb), molybdenum-tungsten (Mo—W), or molybdenum-tantalum (Mo—Ta)); a compound containing nitrogen,
  • an insulating layer having a single-layer structure or a layered structure, or the like can be used, for example.
  • a film containing oxygen or nitrogen such as silicon oxide (SiO x ), silicon nitride (SiN x ), silicon oxynitride (SiO x N y ) (x>y>0), or silicon nitride oxide (SiN x O y ) (x>y>0); a film containing carbon such as diamond-like carbon (DLC); an organic material such as a siloxane resin, epoxy, polyimide, polyamide, polyvinyl phenol, benzocyclobutene, or acrylic; or the like can be used.
  • SiO x silicon oxide
  • SiN x silicon nitride
  • SiO x N y silicon oxynitride
  • SiN x O y silicon nitride oxide
  • a film containing carbon such as diamond-like carbon (DLC)
  • an organic material such as a siloxane resin, epoxy, polyimide, polyamide, polyvinyl phenol, benzocyclobut
  • an organic EL element for the light-emitting layer 5270 , an organic EL element, an inorganic EL element, or the like can be used, for example.
  • the organic EL element for example, a single-layer structure or a layered structure of a hole injection layer formed using a hole injection material, a hole transport layer formed using a hole transport material, a light-emitting layer formed using a light-emitting material, an electron transport layer formed using an electron transport material, an electron injection layer formed using an electron injection material, or a layer in which a plurality of these materials are mixed can be used.
  • liquid crystal layer 5307 As an example of liquid crystal layer 5307 or an example of materials which can be applied to the liquid crystal layer 5307 , the following liquid crystals can be used: a nematic liquid crystal, a cholesteric liquid crystal, a smectic liquid crystal, a discotic liquid crystal, a thermotropic liquid crystal, a lyotropic liquid crystal, a low molecular liquid crystal, a high molecular liquid crystal, a PDLC (polymer dispersed liquid crystal), a ferroelectric liquid crystal, an anti-ferroelectric liquid crystal, a main chain type liquid crystal, a side chain type polymer liquid crystal, a plasma addressed liquid crystal (PALC), or a banana-shaped liquid crystal.
  • a nematic liquid crystal a cholesteric liquid crystal, a smectic liquid crystal, a discotic liquid crystal, a thermotropic liquid crystal, a lyotropic liquid crystal, a low molecular liquid crystal, a high molecular liquid crystal, a PD
  • liquid crystal mode which can be applied to a liquid crystal element including the liquid crystal layer 5307
  • the following liquid crystal mode can be employed: a TN (twisted nematic) mode, an STN (super twisted nematic) mode, an IPS (in-plane-switching) mode, an FFS (fringe field switching) mode, an MVA (multi-domain vertical alignment) mode, a PVA (patterned vertical alignment) mode, an ASV (advanced super view) mode, an ASM (axially symmetric aligned microcell) mode, an OCB (optical compensated birefringence) mode, an ECB (electrically controlled birefringence) mode, an FLC (ferroelectric liquid crystal) mode, an AFLC (anti-ferroelectric liquid crystal) mode, a PDLC (polymer dispersed liquid crystal) mode, a guest-host mode, and a blue-phase mode.
  • a TN twisted nematic
  • STN super twisted ne
  • an insulating layer which serves as an alignment film, an insulating layer which serves as a protrusion portion, or the like can be formed over the insulating layer 5305 and the conductive layer 5306 .
  • an insulating layer or the like which serves as a color filter, a black matrix, or a protrusion portion can be formed over the conductive layer 5308 .
  • An insulating layer which serves as an alignment film can be formed below the conductive layer 5308 .
  • the transistor in this embodiment can be applied to Embodiments 1 to 8. Specifically, in the case where an amorphous semiconductor, a microcrystalline semiconductor, an organic semiconductor, an oxide semiconductor, or the like is used for the semiconductor layer in FIG. 36B , the transistor deteriorates in some cases. Therefore, if the transistor in this embodiment is used for a semiconductor device, a shift register or a display device, the lifetime of the semiconductor device, the shift register; or the display device becomes shorter. However, deterioration of the transistor in the semiconductor device, the shift register, or the display device in Embodiments 1 to 8 can be suppressed. Therefore, by application of the transistor in this embodiment to the semiconductor device, the shift register, or the display device in Embodiments 1 to 8, the lifetime thereof can be made longer.
  • an example of a manufacturing process of a transistor and a capacitor is described.
  • a manufacturing process in the case where an oxide semiconductor is used for a semiconductor layer is described.
  • FIGS. 37A to 37C illustrate an example of a manufacturing process of a transistor 5441 and a capacitor 5442 .
  • the transistor 5441 is an example of an inverted staggered thin film transistor, in which a wiring is provided over an oxide semiconductor layer with a source electrode or a drain electrode therebetween.
  • a first conductive layer is formed over the entire surface of a substrate 5420 by sputtering.
  • the first conductive layer is selectively etched with the use of a resist mask formed through a photolithography process using a first photomask, so that a conductive layer 5421 and a conductive layer 5422 are formed.
  • the conductive layer 5421 can serve as a gate electrode.
  • the conductive layer 5422 can serve as one of electrodes of the capacitor. Note that this embodiment is not limited to this, and each of the conductive layers 5421 and 5422 can include a portion serving as a wiring, a gate electrode, or an electrode of the capacitor. After that, the resist mask is removed.
  • an insulating layer 5423 is formed over the entire surface by plasma-enhanced CVD or sputtering.
  • the insulating layer 5423 can serve as a gate insulating layer and is formed so as to cover the conductive layers 5421 and 5422 . Note that the thickness of the insulating layer 5423 is often 50 to 250 nm.
  • the insulating layer 5423 is selectively etched with the use of a resist mask formed through a photolithography process using a second photomask, so that a contact hole 5424 which reaches the conductive layer 5421 is formed. Then, the resist mask is removed. Note that this embodiment is not limited to this, and the contact hole 5424 can be eliminated. Alternatively, the contact hole 5424 can be formed after an oxide semiconductor layer is formed. A cross-sectional view of the steps so far corresponds to FIG. 37A .
  • an oxide semiconductor layer is formed over the entire surface by sputtering. Note that this embodiment is not limited to this, and it is possible to form the oxide semiconductor layer by sputtering and to form a buffer layer (e.g., an n + layer) thereover. Note that the thickness of the oxide semiconductor layer is often 5 to 200 nm.
  • the oxide semiconductor layer is selectively etched with the use of a resist mask formed through a photolithography process using a third photomask. After that, the resist mask is removed.
  • a second conductive layer is formed over the entire surface by sputtering. Then, the second conductive layer is selectively etched with the use of a resist mask formed through a photolithography process using a fourth photomask, so that a conductive layer 5429 , a conductive layer 5430 , and a conductive layer 5431 are formed.
  • the conductive layer 5429 is connected to the conductive layer 5421 through the contact hole 5424 .
  • the conductive layers 5429 and 5430 can serve as the source electrode and the drain electrode.
  • the conductive layer 5431 can serve as the other of the electrodes of the capacitor. Note that this embodiment is not limited to this, and each of the conductive layers 5429 , 5430 , and 5431 can include a portion serving as a wiring, the source electrode, the drain electrode, or the electrode of the capacitor.
  • the second conductive layer preferably has heat resistance high enough to withstand the heat treatment.
  • Al and a conductive material with a high heat resistance are preferably used in combination.
  • the second conductive layer can have a high heat resistance.
  • part of the oxide semiconductor layer is also etched, so that an oxide semiconductor layer 5425 is formed.
  • part of the oxide semiconductor layer 5425 which overlaps with the conductive layer 5421 , or part of the oxide semiconductor layer 5425 , over which the second conductive layer is not formed, is etched to be thinned in many cases.
  • this embodiment is not limited thereto, and it is possible not to etch the oxide semiconductor layer 5425 .
  • the oxide semiconductor layer 5425 is often etched. Then, the resist mask is removed. The transistor 5441 and the capacitor 5442 are completed when this etching is finished.
  • a cross-sectional view of the steps so far corresponds to FIG. 37B .
  • heat treatment is performed at 200 to 600° C. in an air atmosphere or a nitrogen atmosphere. Through this heat treatment, rearrangement at the atomic level occurs in the oxide semiconductor layer 5425 . In this manner, through heat treatment (including light annealing), strain which inhibits carrier movement is released. Note that there is no particular limitation to timing at which the heat treatment is performed, and the heat treatment can be performed at any time after the oxide semiconductor layer is formed.
  • the insulating layer 5432 can have either a single-layer structure or a layered structure.
  • the organic insulating layer is formed in such a manner that a composition which is a material for the organic insulating layer is applied and subjected to heat treatment at 200 to 600° C. in an air atmosphere or a nitrogen atmosphere.
  • a highly reliable thin film transistor can be manufactured. Note that in the case where an organic insulating layer is used as the insulating layer 5432 , a silicon nitride film or a silicon oxide film can be provided below the organic insulating layer.
  • FIG. 37C illustrates a mode in which the insulating layer 5432 is formed using a non-photosensitive resin, so that an end portion of the insulating layer 5432 is angular in the cross section of a region where the contact hole is formed.
  • the end portion of the insulating layer 5432 can be curved in the cross section of the region where the contact hole is formed.
  • the coverage of the insulating layer 5432 with a third conductive layer or a pixel electrode which is formed later is increased.
  • the following method can be used depending on the material: dip coating, spray coating, an ink jet method, a printing method, a doctor knife, a roll coater, a curtain coater, a knife coater, or the like.
  • the heat treatment for the composition which is the material for the organic insulating layer, can also serve to heat the oxide semiconductor layer 5425 .
  • the insulating layer 5432 can be formed to a thickness of 200 nm to 5 ⁇ m, preferably 300 nm to 1 ⁇ m.
  • a third conductive layer is formed over the entire surface. Then, the third conductive layer is selectively etched with the use of a resist mask formed through a photolithography process using a fifth photomask, so that a conductive layer 5433 and a conductive layer 5434 are formed.
  • a cross-sectional view of the steps so far corresponds to FIG. 37C .
  • Each of the conductive layers 5433 and 5434 can serve as a wiring, a pixel electrode, a reflective electrode, a light-transmitting electrode, or the electrode of the capacitor.
  • the conductive layer 5434 since the conductive layer 5434 is connected to the conductive layer 5422 , the conductive layer 5434 can serve as the electrode of the capacitor 5442 .
  • the conductive layers 5433 and 5434 can have a function of connecting a conductive layer formed using the first conductive layer and a conductive layer formed using the second conductive layer to each other.
  • the conductive layer 5422 and the conductive layer 5430 can be connected to each other through the third conductive layer (the conductive layers 5433 and 5434 ).
  • the capacitor 5442 has a structure where the conductive layer 5431 is sandwiched between the conductive layers 5422 and 5434 , the capacitance value of the capacitor 5442 can be increased. Note that this embodiment is not limited thereto, and one of the conductive layers 5422 and 5434 can be eliminated.
  • the transistor 5441 and the capacitor 5442 can be manufactured.
  • an insulating layer 5435 can be formed over the oxide semiconductor layer 5425 .
  • the insulating layer 5435 has a function of preventing the oxide semiconductor layer 5425 from being etched when the second conductive layer is patterned, and functions as a channel stop film. Accordingly, the thickness of the oxide semiconductor layer 5425 can be reduced, so that reduction in driving voltage, reduction in off-state current, increase in the on/off ratio of drain current, improvement in subthreshold swing (S value), or the like of the transistor can be achieved.
  • the insulating layer 5435 can be formed in such a manner that an oxide semiconductor layer and an insulating layer are successively formed over the entire surface, and then, the insulating layer is selectively patterned using a resist mask formed through a photolithography process using a photomask. After that, the second conductive layer is formed over the entire surface, and the oxide semiconductor layer is patterned at the same time as the second conductive layer. That is, the oxide semiconductor layer and the second conductive layer can be patterned using the same mask (reticle). In that case, the oxide semiconductor layer is always placed below the second conductive layer. In such a manner, the insulating layer 5435 can be formed without increase in the number of steps. The oxide semiconductor layer is often formed below the second conductive layer in such a manufacturing process. However, this embodiment is not limited thereto. The insulating layer 5435 can be formed in such a manner that after an oxide semiconductor layer is patterned, an insulating layer is formed over the entire surface and is patterned.
  • the capacitor 5442 has a structure where the insulating layer 5423 and an oxide semiconductor layer 5436 are sandwiched between the conductive layers 5422 and 5431 .
  • the oxide semiconductor layer 5436 can be eliminated.
  • the conductive layers 5430 and 5431 are connected through a conductive layer 5437 which is formed by patterning the third conductive layer.
  • Such a structure can be used for a pixel of a liquid crystal display device, for example.
  • the transistor 5441 can function as a switching transistor, and the capacitor 5442 can function as a storage capacitor.
  • the conductive layers 5421 , 5422 , 5429 , and 5437 can function as a gate line, a capacitor line, a source line, and a pixel electrode, respectively.
  • this embodiment is not limited to this.
  • the conductive layer 5430 and the conductive layer 5431 can be connected through the third conductive layer in FIG. 37C .
  • the oxide semiconductor layer 5425 can be formed after the second conductive layer is patterned. Accordingly, the oxide semiconductor layer 5425 is not yet formed when the second conductive layer is patterned, so that the oxide semiconductor layer 5425 is not etched. Accordingly, the thickness of the oxide semiconductor layer 5425 can be reduced, so that reduction in driving voltage, reduction in off-state current, increase in the on/off ratio of drain current, improvement in subthreshold swing (S value), or the like of the transistor can be achieved.
  • S value subthreshold swing
  • oxide semiconductor layer 5425 can be formed in such a manner that after the second conductive layer is patterned, an oxide semiconductor layer 5425 is formed over the entire surface and selectively patterned using a resist mask formed through a photolithography process using a photomask.
  • the capacitor 5442 has a structure where the insulating layers 5423 and 5432 are sandwiched between the conductive layer 5422 and a conductive layer 5439 which is formed by patterning the third conductive layer. Moreover, the conductive layers 5422 and 5430 are connected through a conductive layer 5438 which is foamed by patterning the third conductive layer. Further, the conductive layer 5439 is connected to a conductive layer 5440 which is formed by patterning the second conductive layer. In addition, as in FIG. 37E , the conductive layers 5430 and 5422 can be connected through the conductive layer 5438 in FIGS. 37C and 37D .
  • the thickness of the oxide semiconductor layer 5425 is preferably less than or equal to 20 nm. It is more preferable that the thickness of the oxide semiconductor layer 5425 be less than or equal to 10 nm. It is further preferable that the thickness of the oxide semiconductor layer 5425 be less than or equal to 6 nm.
  • the thickness of the oxide semiconductor layer is preferably the smallest among those of the layers included in the transistor.
  • the thickness of the oxide semiconductor layer is preferably smaller than that of the insulating layer 5423 . It is more preferable that the thickness of the oxide semiconductor layer be less than or equal to 1 ⁇ 2 of the thickness of the insulating layer 5423 . It is further preferable that the thickness of the oxide semiconductor layer be less than or equal to 1 ⁇ 5 of the thickness of the insulating layer 5423 .
  • the thickness of the oxide semiconductor layer be less than or equal to 1/10 of the thickness of the insulating layer 5423 .
  • this embodiment is not limited thereto, and the thickness of the oxide semiconductor layer can be larger than that of the insulating layer 5423 in order to improve the reliability. Since the thickness of the oxide semiconductor layer is preferably larger particularly in the case where the oxide semiconductor layer is etched as in FIG. 37C , it is possible to make the thickness of the oxide semiconductor layer larger than that of the insulating layer 5423 .
  • the thickness of the insulating layer 5423 is preferably larger than that of the first conductive layer in order to increase the withstand voltage of the transistor. It is more preferable that the thickness of the oxide semiconductor layer 5423 be more than or equal to 5/4 of the thickness of the insulating layer 5423 . It is further preferable that the thickness of the oxide semiconductor layer 5423 be more than or equal to 4/3 of the thickness of the insulating layer 5423 . Note that this embodiment is not limited thereto, and the thickness of the insulating layer 5423 can be smaller than that of the first conductive layer in order to increase the mobility of the transistor.
  • the substrate the insulating layer, the conductive layer, and the semiconductor layer in this embodiment
  • the materials described in the other embodiments or materials which are similar to those described in this specification can be used.
  • the size of a display portion can be increased.
  • the display portion can have higher definition.
  • a layout view (hereinafter also referred to as a top view) of a shift register will be described.
  • a layout view of the shift register described in Embodiment 4 will be described.
  • a content described in this embodiment can be applied to any of the semiconductor devices, shift registers, or display devices in Embodiments 1 to 7 in addition to the shift register in Embodiment 4.
  • the layout view in this embodiment is one example and does not limit this embodiment.
  • FIG. 38 illustrates an example of a layout view of FIG. 5A .
  • a hatching pattern on the right portion of FIG. 38 is a hatching pattern of component elements of reference numerals given to each hatching pattern.
  • a transistor, a wiring, and the like illustrated in FIG. 38 include a conductive layer 701 , a semiconductor layer 702 , a conductive layer 703 , a conductive layer 704 , and a contact hole 705 .
  • this embodiment is not limited thereto.
  • a different conductive layer, insulating film, or contact hole can be additionally formed.
  • a contact hole which connects the conductive layer 701 to the conductive layer 703 can be additionally provided.
  • the conductive layer 701 can include a portion which functions as a gate electrode or a wiring.
  • the semiconductor layer 702 can include a portion which functions as a semiconductor layer of a transistor.
  • the conductive layer 703 can include a portion which functions as a wiring or a source electrode or drain electrode.
  • the conductive layer 704 can include a portion which functions as an electrode having a light-transmitting property, a pixel electrode, or a wiring.
  • the contact hole 705 has a function of connecting the conductive layer 701 and the conductive layer 704 or a function of connecting the conductive layer 703 and the conductive layer 704 .
  • the area where the part of the conductive layer 703 which functions as a second terminal and the conductive layer 701 overlap is preferably smaller than the area where the part of the conductive layer 703 which functions as a first terminal and the conductive layer 701 overlap.
  • concentration of an electric field on the second terminal can be suppressed, deterioration of the transistor or the breakdown of the transistor can be suppressed.
  • this embodiment is not limited to this example.
  • the area where the part of the conductive layer 703 which functions as the second terminal and the conductive layer 701 overlap can be larger than the area where the part of the conductive layer 703 which functions as the first terminal and the conductive layer 701 overlap.
  • the semiconductor layer 702 can be provided in a portion where the conductive layer 701 and the conductive layer 703 overlap with each other. Accordingly, the parasitic capacitance between the conductive layer 701 and the conductive layer 703 can be reduced, whereby reduction in noise can be achieved. For a similar reason, the semiconductor layer 702 can be provided in a portion where the conductive layer 703 and the conductive layer 704 overlap with each other.
  • the conductive layer 704 can be formed over part of the conductive layer 701 and can be connected to the conductive layer 701 through the contact hole 705 . Accordingly, wiring resistance can be reduced.
  • the conductive layers 703 and 704 can be formed over part of the conductive layer 701 , so that the conductive layer 701 can be connected to the conductive layer 704 through the contact hole 705 and the conductive layer 703 can be connected to the conductive layer 704 through the different contact hole 705 . Accordingly, wiring resistance can be reduced.
  • the conductive layer 704 can be formed over part of the conductive layer 703 , so that the conductive layer 703 can be connected to the conductive layer 704 through the contact hole 705 . Accordingly, wiring resistance can be reduced.
  • the conductive layer 701 or the conductive layer 703 can be formed below part of the conductive layer 704 , so that the conductive layer 704 can be connected to the conductive layer 701 or the conductive layer 703 through the contact hole 705 . Accordingly, wiring resistance can be reduced.
  • the parasitic capacitance between the gate and the second terminal of the transistor 101 _ 1 can be higher than the parasitic capacitance between the gate and the first terminal of the transistor 101 _ 1 .
  • the width of the conductive layer 703 which can function as the first terminal of the transistor 101 _ 1 is referred to as width 731
  • the width of the conductive layer 703 which can function as the second terminal of the transistor 101 _ 1 is referred to as width 732 .
  • the width 731 can be larger than the width 732 .
  • the parasitic capacitance between the gate and the second terminal of the transistor 101 _ 1 can be higher than the parasitic capacitance between the gate and the first terminal of the transistor 1012 .
  • this embodiment is not limited to this.
  • the parasitic capacitance between the gate and the second terminal of the transistor 101 _ 2 can be higher than the parasitic capacitance between the gate and the first terminal of the transistor 101 _ 2 .
  • the width of the conductive layer 703 which can function as the first terminal of the transistor 101 _ 1 is referred to as width 741
  • the width of the conductive layer 703 which can function as the second terminal of the transistor 101 _ 2 is referred to as width 742 .
  • the width 741 can be larger than the width 742 . Accordingly, the parasitic capacitance between the gate and the second terminal of the transistor 101 _ 2 can be higher than the parasitic capacitance between the gate and the first terminal of the transistor 101 _ 2 .
  • this embodiment is not limited to this.
  • FIGS. 39A to 39H and FIGS. 40A to 40D illustrate electronic devices. These electronic devices can include a housing 5000 , a display portion 5001 , a speaker 5003 , an LED lamp 5004 , operation keys 5005 (including a power switch or an operation switch for controlling the operation of a display device), a connection terminal 5006 , a sensor 5007 (a sensor having a function of measuring force, displacement, position, speed, acceleration, angular velocity, rotational frequency, distance, light, liquid, magnetism, temperature, chemical substance, sound, time, hardness, electric field, current, voltage, electric power, radiation, flow rate, humidity, gradient, oscillation, odor, or infrared ray), a microphone 5008 , and the like.
  • a sensor 5007 a sensor having a function of measuring force, displacement, position, speed, acceleration, angular velocity, rotational frequency, distance, light, liquid, magnetism, temperature, chemical substance, sound, time, hardness, electric field, current, voltage, electric power, radiation
  • FIG. 39A illustrates a mobile computer, which can include a switch 5009 , an infrared port 5010 , and the like in addition to the above objects.
  • FIG. 39B illustrates a portable image reproducing device provided with a memory medium (e.g., a DVD reading device), which can include a second display portion 5002 , a memory medium reading portion 5011 , and the like in addition to the above objects.
  • FIG. 39C illustrates a goggle-type display, which can include the second display portion 5002 , a support portion 5012 , an earphone 5013 , and the like in addition to the above objects.
  • FIG. 39D illustrates a portable game machine, which can include the memory medium reading portion 5011 and the like in addition to the above objects.
  • FIG. 39B illustrates a portable image reproducing device provided with a memory medium (e.g., a DVD reading device), which can include a second display portion 5002 , a memory medium reading portion 5011 , and the like in addition
  • FIG. 39E illustrates a projector, which can include a light source 5033 , a projector lens 5034 , and the like in addition to the above objects.
  • FIG. 39F illustrates a portable game machine, which can include the second display portion 5002 , the memory medium reading portion 5011 , and the like in addition to the above objects.
  • FIG. 39G illustrates a television receiver, which can include a tuner, an image processing portion, and the like in addition to the above objects.
  • FIG. 39H illustrates a portable television receiver, which can include a charger 5017 capable of transmitting and receiving signals and the like in addition to the above objects.
  • FIG. 40A illustrates a display, which can include a support base 5018 and the like in addition to the above objects.
  • FIG. 40B illustrates a camera, which can include an external connecting port 5019 , a shutter button 5015 , an image receiving portion 5016 , and the like in addition to the above objects.
  • FIG. 40C illustrates a computer, which can include a pointing device 5020 , the external connecting port 5019 , a reader/writer 5021 , and the like in addition to the above objects.
  • FIG. 40D illustrates a mobile phone, which can include an antenna 5014 , a tuner of one-segment (1seg digital TV broadcasts) partial reception service for mobile phones and mobile terminals, and the like in addition to the above objects.
  • the electronic devices illustrated in FIGS. 39A to 39H and FIGS. 40A to 40D can have a variety of functions, for example, a function of displaying various informations (e.g., a still image, a moving image, and a text image) on a display portion; a touch panel function; a function of displaying a calendar, date, time, and the like; a function of controlling processing with a lot of software (programs); a wireless communication function; a function of being connected to a variety of computer networks with a wireless communication function; a function of transmitting and receiving a lot of data with a wireless communication function; a function of reading a program or data stored in a memory medium and displaying the program or data on a display portion.
  • a function of displaying various informations e.g., a still image, a moving image, and a text image
  • a touch panel function e.g., a touch panel function
  • a function of displaying a calendar, date, time, and the like
  • the electronic device including a plurality of display portions can have a function of displaying image information mainly on one display portion while displaying text information on another display portion, a function of displaying a three-dimensional image by displaying images where parallax is considered on a plurality of display portions, or the like.
  • the electronic device including an image receiving portion can have a function of photographing a still image, a function of photographing a moving image, a function of automatically or manually correcting a photographed image, a function of storing a photographed image in a memory medium (an external memory medium or a memory medium incorporated in the camera), a function of displaying a photographed image on the display portion, or the like.
  • functions which can be provided for the electronic devices illustrated in FIGS. 39A to 39H and FIGS. 40A to 40D are not limited them, and the electronic devices can have a variety of functions.
  • the electronic devices described in this embodiment each include a display portion for displaying some sort of information.
  • the electronic devices of this embodiment and the semiconductor device, shift register, or display device of Embodiments 1 to 9, improvement in reliability, improvement in yield, reduction in cost, increase in the size of the display portion, increase in the definition of the display portion, or the like can be achieved.
  • FIG. 40E illustrates an example in which a semiconductor device is incorporated in a building structure.
  • FIG. 40E illustrates a housing 5022 , a display portion 5023 , a remote controller 5024 which is an operation portion, a speaker 5025 , and the like.
  • the semiconductor device is incorporated in the building structure as a wall-hanging type and can be provided without requiring a large space.
  • FIG. 40F illustrates another example in which a semiconductor device is incorporated in a building structure.
  • a display panel 5026 is incorporated in a prefabricated bath unit 5027 , so that a bather can view the display panel 5026 .
  • this embodiment describes the wall and the prefabricated bath are given as examples of the building structures, this embodiment is not limited to them.
  • the semiconductor devices can be provided in a variety of building structures.
  • FIG. 40G illustrates an example in which a semiconductor device is incorporated in a car.
  • a display panel 5028 is incorporated in a car body 5029 of the car and can display information related to the operation of the car or information input from inside or outside of the car on demand. Note that the display panel 5028 may have a navigation function.
  • FIG. 40H illustrates an example in which a semiconductor device is incorporated in a passenger airplane.
  • FIG. 40H illustrates a usage pattern when a display panel 5031 is provided for a ceiling 5030 above a seat of the passenger airplane.
  • the display panel 5031 is incorporated in the ceiling 5030 through a hinge portion 5032 , and a passenger can view the display panel 5031 by stretching of the hinge portion 5032 .
  • the display panel 5031 has a function of displaying information by the operation of the passenger.
  • the semiconductor devices can be provided for a variety of objects such as two-wheeled vehicles, four-wheeled vehicles (including cars, buses, and the like), trains (including monorails, railroads, and the like), and vessels.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Thin Film Transistor (AREA)
  • Liquid Crystal (AREA)
  • Shift Register Type Memory (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Control Of El Displays (AREA)
  • Electroluminescent Light Sources (AREA)
  • Electronic Switches (AREA)
US12/731,203 2009-03-26 2010-03-25 Liquid crystal display device, driving method of the same, and electronic device including the same Abandoned US20100245335A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US15/893,770 US10964281B2 (en) 2009-03-26 2018-02-12 Liquid crystal display device, driving method of the same, and electronic device including the same
US17/212,060 US11514871B2 (en) 2009-03-26 2021-03-25 Liquid crystal display device, driving method of the same, and electronic device including the same
US17/991,964 US20230090062A1 (en) 2009-03-26 2022-11-22 Liquid crystal display device, driving method of the same, and electronic device including the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2009077200 2009-03-26
JP2009-077200 2009-03-26

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US15/893,770 Continuation US10964281B2 (en) 2009-03-26 2018-02-12 Liquid crystal display device, driving method of the same, and electronic device including the same

Publications (1)

Publication Number Publication Date
US20100245335A1 true US20100245335A1 (en) 2010-09-30

Family

ID=42307900

Family Applications (4)

Application Number Title Priority Date Filing Date
US12/731,203 Abandoned US20100245335A1 (en) 2009-03-26 2010-03-25 Liquid crystal display device, driving method of the same, and electronic device including the same
US15/893,770 Active US10964281B2 (en) 2009-03-26 2018-02-12 Liquid crystal display device, driving method of the same, and electronic device including the same
US17/212,060 Active US11514871B2 (en) 2009-03-26 2021-03-25 Liquid crystal display device, driving method of the same, and electronic device including the same
US17/991,964 Pending US20230090062A1 (en) 2009-03-26 2022-11-22 Liquid crystal display device, driving method of the same, and electronic device including the same

Family Applications After (3)

Application Number Title Priority Date Filing Date
US15/893,770 Active US10964281B2 (en) 2009-03-26 2018-02-12 Liquid crystal display device, driving method of the same, and electronic device including the same
US17/212,060 Active US11514871B2 (en) 2009-03-26 2021-03-25 Liquid crystal display device, driving method of the same, and electronic device including the same
US17/991,964 Pending US20230090062A1 (en) 2009-03-26 2022-11-22 Liquid crystal display device, driving method of the same, and electronic device including the same

Country Status (6)

Country Link
US (4) US20100245335A1 (zh)
EP (1) EP2234100B1 (zh)
JP (14) JP5639775B2 (zh)
KR (10) KR101712385B1 (zh)
CN (2) CN104200788B (zh)
TW (8) TWI612514B (zh)

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100201659A1 (en) * 2009-02-12 2010-08-12 Semiconductor Energy Laboratory Co., Ltd. Pulse output circuit, display device, and electronic device
US20100245307A1 (en) * 2009-03-26 2010-09-30 Semiconductor Energy Laboratory Co., Ltd. Liquid Crystal Display Device and Electronic Device Including the Same
US20100246750A1 (en) * 2009-03-26 2010-09-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor Device and Electronic Device Including Semiconductor Device
US20110298727A1 (en) * 2010-06-07 2011-12-08 Marduke Yousefpor Touch-display crosstalk
US20120293495A1 (en) * 2011-05-18 2012-11-22 Samsung Electronics Co., Ltd. Method of driving display panel and display apparatus for performing the method
US8415665B2 (en) 2009-12-11 2013-04-09 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and electronic device
US8854220B1 (en) * 2010-08-30 2014-10-07 Exelis, Inc. Indicating desiccant in night vision goggles
KR20140119690A (ko) * 2013-03-06 2014-10-10 보에 테크놀로지 그룹 컴퍼니 리미티드 시프트 레지스터, 게이트 구동 회로, 어레이 기판, 및 디스플레이 디바이스
US20140347826A1 (en) * 2011-06-10 2014-11-27 Scott Moncrieff Injection molded control panel with in-molded decorated plastic film that includes an internal connector
TWI469119B (zh) * 2012-08-06 2015-01-11 Au Optronics Corp 顯示器及其閘極驅動器
TWI478132B (zh) * 2013-06-14 2015-03-21 Au Optronics Corp 閘極驅動電路
US20180151593A1 (en) * 2016-11-29 2018-05-31 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, display device, and electronic device
US20190122628A1 (en) * 2017-10-24 2019-04-25 E Ink Holdings Inc. Driving substrate and display apparatus
JP2021044047A (ja) * 2014-04-24 2021-03-18 株式会社半導体エネルギー研究所 半導体装置
US11394372B2 (en) * 2019-11-14 2022-07-19 Korea Electronics Technology Institute Wide band gap power semiconductor system and driving method thereof
US20230230531A1 (en) * 2020-06-24 2023-07-20 Hangzhou Shixin Technology Co., Ltd Led display system and control method thereof

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20120046539A (ko) 2010-11-02 2012-05-10 삼성메디슨 주식회사 바디 마크를 제공하는 초음파 시스템 및 방법
CN102708818B (zh) * 2012-04-24 2014-07-09 京东方科技集团股份有限公司 一种移位寄存器和显示器
TWI459368B (zh) 2012-09-14 2014-11-01 Au Optronics Corp 顯示裝置及其閘極信號產生方法
JP6521794B2 (ja) 2014-09-03 2019-05-29 株式会社半導体エネルギー研究所 半導体装置、及び電子機器
CN104392701B (zh) * 2014-11-07 2016-09-14 深圳市华星光电技术有限公司 用于氧化物半导体薄膜晶体管的扫描驱动电路
US9680030B1 (en) * 2015-12-02 2017-06-13 Advanced Device Research Inc. Enhancement-mode field effect transistor having metal oxide channel layer
CN109698204B (zh) * 2017-10-24 2021-09-07 元太科技工业股份有限公司 驱动基板及显示装置
WO2023178469A1 (zh) * 2022-03-21 2023-09-28 京东方科技集团股份有限公司 显示基板和显示装置
CN116886087B (zh) * 2023-07-31 2024-02-02 北京中科格励微科技有限公司 一种降低负载辐射的开关电路

Citations (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5410583A (en) * 1993-10-28 1995-04-25 Rca Thomson Licensing Corporation Shift register useful as a select line scanner for a liquid crystal display
US6064713A (en) * 1996-01-11 2000-05-16 Thomson Lcd Shift register using "MIS" transistors of like polarity
US6091393A (en) * 1997-01-08 2000-07-18 Lg Electronics Inc. Scan driver IC for a liquid crystal display
US6300928B1 (en) * 1997-08-09 2001-10-09 Lg Electronics Inc. Scanning circuit for driving liquid crystal display
US6426743B1 (en) * 1999-02-09 2002-07-30 Lg. Philips Lcd Co., Ltd Shift register
US6556646B1 (en) * 1998-10-21 2003-04-29 Lg. Philips Lcd Co., Ltd. Shift register
US20030187903A1 (en) * 2002-03-26 2003-10-02 Intel Corporation Multiplier using MOS channel widths for code weighting
US20040125069A1 (en) * 2002-12-31 2004-07-01 Lg.Philips Lcd Co.,Ltd. Bi-directional driving circuit of flat panel display device and method for driving the same
US20040253781A1 (en) * 2002-12-25 2004-12-16 Hajime Kimura Semiconductor device, and display device and electronic device utilizing the same
US20050220262A1 (en) * 2004-03-31 2005-10-06 Lg Philips Lcd Co., Ltd. Shift register
US20050264505A1 (en) * 2004-05-27 2005-12-01 Lg Philips Lcd Co., Ltd. Shift register and liquid crystal display device using the same
US20060001637A1 (en) * 2004-06-30 2006-01-05 Sang-Jin Pak Shift register, display device having the same and method of driving the same
US20060139292A1 (en) * 2004-12-28 2006-06-29 Lg Philips Lcd Co., Ltd. Driving circuit including shift register and flat panel display device using the same
US20060202940A1 (en) * 2001-05-11 2006-09-14 Semiconductor Energy Laboratory Co., Ltd. Pulse Output Circuit, Shift Register and Display Device
US20060220587A1 (en) * 2005-03-30 2006-10-05 Mitsubishi Denki Kabushiki Kaisha Shift register and image display apparatus containing the same
US7215315B2 (en) * 2004-12-10 2007-05-08 Casio Computer Co., Ltd. Shift register and display driving device comprising the same
US7268756B2 (en) * 2002-09-02 2007-09-11 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device and method of driving a liquid crystal display device
US20080062112A1 (en) * 2006-08-31 2008-03-13 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device
US7349519B2 (en) * 2004-12-31 2008-03-25 Lg. Philips Lcd. Co., Ltd. Shift register without noise and liquid crystal display device having the same
US20080219401A1 (en) * 2007-03-05 2008-09-11 Mitsubishi Electric Corporation Shift register circuit and image display apparatus containing the same
US7443944B2 (en) * 2006-11-20 2008-10-28 Mitsubishi Electric Corporation Shift register, image display apparatus containing the same and signal generation circuit
US20080278214A1 (en) * 2007-05-10 2008-11-13 Samsung Electronics Co., Ltd. Method for removing noise, switching circuit for performing the same and display device having the switching circuit
US7486269B2 (en) * 2003-07-09 2009-02-03 Samsung Electronics Co., Ltd. Shift register, scan driving circuit and display apparatus having the same
US7492853B2 (en) * 2006-03-15 2009-02-17 Mitsubishi Electric Corporation Shift register and image display apparatus containing the same
US20090224245A1 (en) * 2006-09-29 2009-09-10 Semiconductor Energy Laboratory Co., Ltd. Display device
US20100026619A1 (en) * 2005-10-18 2010-02-04 Semiconductor Energy Laboratory Co., Ltd. Shift register, semiconductor device, display device, and electronic device
US7936331B2 (en) * 2005-06-13 2011-05-03 Samsung Electronics Co., Ltd. Shift register and a display device including the shift register
US8390560B2 (en) * 2009-12-28 2013-03-05 Sony Corporation Level shift circuit, signal drive circuit, display device, and electronic device
US20130169319A1 (en) * 2010-09-02 2013-07-04 Sharp Kabushiki Kaisha Signal processing circuit, driver circuit, and display device

Family Cites Families (77)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06102536A (ja) * 1992-09-22 1994-04-15 Hitachi Ltd 薄膜トランジスタアレイ
US5517542A (en) 1995-03-06 1996-05-14 Thomson Consumer Electronics, S.A. Shift register with a transistor operating in a low duty cycle
JP3607016B2 (ja) * 1996-10-02 2005-01-05 株式会社半導体エネルギー研究所 半導体装置およびその作製方法、並びに携帯型の情報処理端末、ヘッドマウントディスプレイ、ナビゲーションシステム、携帯電話、カメラおよびプロジェクター
JP2000150895A (ja) 1998-11-16 2000-05-30 Alps Electric Co Ltd 薄膜トランジスタ及び画像表示装置の駆動装置
JP3689003B2 (ja) * 2000-03-30 2005-08-31 シャープ株式会社 アクティブマトリクス型液晶表示装置
JP2002133890A (ja) * 2000-10-24 2002-05-10 Alps Electric Co Ltd シフトレジスタ
TW525139B (en) 2001-02-13 2003-03-21 Samsung Electronics Co Ltd Shift register, liquid crystal display using the same and method for driving gate line and data line blocks thereof
KR100752602B1 (ko) * 2001-02-13 2007-08-29 삼성전자주식회사 쉬프트 레지스터와, 이를 이용한 액정 표시 장치
JP2001326365A (ja) * 2001-03-27 2001-11-22 Semiconductor Energy Lab Co Ltd 半導体装置
JP4397555B2 (ja) * 2001-11-30 2010-01-13 株式会社半導体エネルギー研究所 半導体装置、電子機器
KR100846464B1 (ko) 2002-05-28 2008-07-17 삼성전자주식회사 비정질실리콘 박막 트랜지스터-액정표시장치 및 그 제조방법
KR100898785B1 (ko) 2002-10-24 2009-05-20 엘지디스플레이 주식회사 액정표시장치
KR100918180B1 (ko) * 2003-03-04 2009-09-22 삼성전자주식회사 쉬프트 레지스터
US7319452B2 (en) * 2003-03-25 2008-01-15 Samsung Electronics Co., Ltd. Shift register and display device having the same
KR100965176B1 (ko) * 2003-04-07 2010-06-24 삼성전자주식회사 디지털 엑스레이 디텍터용 어레이 패널 및 이의 제조 방법
CN1890698B (zh) * 2003-12-02 2011-07-13 株式会社半导体能源研究所 显示器件及其制造方法和电视装置
KR100973822B1 (ko) 2003-12-19 2010-08-03 삼성전자주식회사 액정 표시 장치의 구동 장치
US7273773B2 (en) * 2004-01-26 2007-09-25 Semiconductor Energy Laboratory Co., Ltd. Display device, method for manufacturing thereof, and television device
KR20050079718A (ko) 2004-02-06 2005-08-11 삼성전자주식회사 시프트 레지스터와 이를 갖는 표시 장치
JP2005285168A (ja) * 2004-03-29 2005-10-13 Alps Electric Co Ltd シフトレジスタ及びそれを用いた液晶駆動回路
KR101016291B1 (ko) * 2004-06-30 2011-02-22 엘지디스플레이 주식회사 액정표시장치 및 그의 제조방법
TWI271682B (en) * 2004-08-03 2007-01-21 Au Optronics Corp Liquid crystal display and method for driving the same
KR101048365B1 (ko) 2004-09-09 2011-07-11 삼성전자주식회사 트랜지스터와 이를 갖는 표시장치
US7358789B2 (en) * 2004-12-03 2008-04-15 Semiconductor Energy Laboratory Co., Ltd. Level shifter for display device
KR101246023B1 (ko) 2005-01-06 2013-03-26 삼성디스플레이 주식회사 어레이 기판 및 이를 갖는 표시장치
JP2006228312A (ja) * 2005-02-16 2006-08-31 Alps Electric Co Ltd シフトレジスタ及び液晶駆動回路
JP5190722B2 (ja) * 2005-05-20 2013-04-24 Ｎｌｔテクノロジー株式会社 ブートストラップ回路並びにこれを用いたシフトレジスタ、走査回路及び表示装置
JP2006344306A (ja) * 2005-06-09 2006-12-21 Mitsubishi Electric Corp シフトレジスタ
TWI259471B (en) * 2005-06-21 2006-08-01 Chi Mei Optoelectronics Corp Shift-register circuit
US9318053B2 (en) * 2005-07-04 2016-04-19 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and driving method thereof
TWI321774B (en) 2005-08-08 2010-03-11 Innolux Display Corp Driving circuit of liquid crystal display device
CN100495576C (zh) * 2005-09-07 2009-06-03 友达光电股份有限公司 移位寄存器电路
KR101160836B1 (ko) * 2005-09-27 2012-06-29 삼성전자주식회사 시프트 레지스터 및 이를 포함하는 표시 장치
CN102331638B (zh) * 2005-12-05 2015-11-25 株式会社半导体能源研究所 液晶显示器
KR101256663B1 (ko) * 2005-12-28 2013-04-19 엘지디스플레이 주식회사 액정표시장치와 그의 제조 및 구동방법
KR101183411B1 (ko) * 2005-12-30 2012-09-14 엘지디스플레이 주식회사 액정표시장치 및 그 구동방법
KR101261450B1 (ko) * 2006-02-06 2013-05-10 삼성디스플레이 주식회사 액정 표시 장치와 그 제조 방법
KR20070081016A (ko) * 2006-02-09 2007-08-14 삼성전자주식회사 박막 트랜지스터 표시판 및 그 제조 방법
JP5128102B2 (ja) 2006-02-23 2013-01-23 三菱電機株式会社 シフトレジスタ回路およびそれを備える画像表示装置
KR101240651B1 (ko) * 2006-04-12 2013-03-08 삼성디스플레이 주식회사 표시 장치 및 그 제조 방법
JP2007288080A (ja) * 2006-04-20 2007-11-01 Seiko Epson Corp フレキシブル電子デバイス
JP4912023B2 (ja) * 2006-04-25 2012-04-04 三菱電機株式会社 シフトレジスタ回路
KR101232153B1 (ko) 2006-05-11 2013-02-13 엘지디스플레이 주식회사 게이트 구동회로
US8330492B2 (en) 2006-06-02 2012-12-11 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device and electronic device
US8154493B2 (en) * 2006-06-02 2012-04-10 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device, driving method of the same, and electronic device using the same
JP5386069B2 (ja) * 2006-06-02 2014-01-15 株式会社半導体エネルギー研究所 半導体装置、表示装置、液晶表示装置、表示モジュール及び電子機器
KR101300038B1 (ko) * 2006-08-08 2013-08-29 삼성디스플레이 주식회사 게이트 구동회로 및 이를 포함하는 표시 장치
JP4919738B2 (ja) * 2006-08-31 2012-04-18 株式会社半導体エネルギー研究所 半導体装置の作製方法
TWI349906B (en) * 2006-09-01 2011-10-01 Au Optronics Corp Shift register, shift register array circuit, and display apparatus
KR20080026391A (ko) 2006-09-20 2008-03-25 삼성전자주식회사 쉬프트 레지스트용 박막 트랜지스터 및 이를 포함하는쉬프트 레지스터
US7732351B2 (en) * 2006-09-21 2010-06-08 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device and laser processing apparatus
KR20080028042A (ko) * 2006-09-26 2008-03-31 삼성전자주식회사 박막트랜지스터 기판 및 그 제조 방법
JP4932415B2 (ja) * 2006-09-29 2012-05-16 株式会社半導体エネルギー研究所 半導体装置
TWI585730B (zh) 2006-09-29 2017-06-01 半導體能源研究所股份有限公司 顯示裝置和電子裝置
TWI332645B (en) * 2006-10-17 2010-11-01 Au Optronics Corp Driving circuit of liquid crystal display device
JP5177999B2 (ja) * 2006-12-05 2013-04-10 株式会社半導体エネルギー研究所 液晶表示装置
TWI328880B (en) * 2007-01-31 2010-08-11 Au Optronics Corp Method for fabricating a pixel structure of a liquid crystal display device
JP5090008B2 (ja) * 2007-02-07 2012-12-05 三菱電機株式会社 半導体装置およびシフトレジスタ回路
KR100894358B1 (ko) 2007-03-02 2009-04-22 삼성중공업 주식회사 단말기의 시각 동기화 방법
KR101296645B1 (ko) 2007-03-12 2013-08-14 엘지디스플레이 주식회사 쉬프트 레지스터
TWI385624B (zh) * 2007-04-11 2013-02-11 Wintek Corp 移位暫存器及其位準控制器
TWI360094B (en) * 2007-04-25 2012-03-11 Wintek Corp Shift register and liquid crystal display
CN100592425C (zh) * 2007-04-27 2010-02-24 群康科技(深圳)有限公司 移位寄存器及液晶显示器
TWI362027B (en) * 2007-06-20 2012-04-11 Au Optronics Corp Liquid crystal display, gate driving circuit and driving circuit unit thereof
US8363175B2 (en) * 2007-06-28 2013-01-29 Sharp Kabushiki Kaisha Active matrix substrate, liquid crystal panel, liquid crystal display unit, liquid crystal display device, television receiver, and method of manufacturing liquid crystal panel
TWI343654B (en) 2007-07-25 2011-06-11 Au Optronics Corp Method for fabricating pixel structures
JP4410276B2 (ja) * 2007-07-31 2010-02-03 統▲宝▼光電股▲分▼有限公司 液晶表示装置
TWI338900B (en) 2007-08-07 2011-03-11 Au Optronics Corp Shift register array
JP2009077200A (ja) 2007-09-21 2009-04-09 Yamaha Corp 音声通信装置
US7831010B2 (en) * 2007-11-12 2010-11-09 Mitsubishi Electric Corporation Shift register circuit
TWI374510B (en) 2008-04-18 2012-10-11 Au Optronics Corp Gate driver on array of a display and method of making device of a display
TWI382539B (zh) * 2008-07-18 2013-01-11 Chimei Innolux Corp 薄膜電晶體基板及其製程
JP5434007B2 (ja) * 2008-08-01 2014-03-05 カシオ計算機株式会社 フリップフロップ回路、シフトレジスタ及び電子機器
US9741309B2 (en) * 2009-01-22 2017-08-22 Semiconductor Energy Laboratory Co., Ltd. Method for driving display device including first to fourth switches
TWI407443B (zh) * 2009-03-05 2013-09-01 Au Optronics Corp 移位暫存器
US8068577B2 (en) * 2009-09-23 2011-11-29 Au Optronics Corporation Pull-down control circuit and shift register of using same
WO2022029871A1 (ja) 2020-08-04 2022-02-10 日本電信電話株式会社 光ファイバ

Patent Citations (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5410583A (en) * 1993-10-28 1995-04-25 Rca Thomson Licensing Corporation Shift register useful as a select line scanner for a liquid crystal display
US6064713A (en) * 1996-01-11 2000-05-16 Thomson Lcd Shift register using "MIS" transistors of like polarity
US6091393A (en) * 1997-01-08 2000-07-18 Lg Electronics Inc. Scan driver IC for a liquid crystal display
US6300928B1 (en) * 1997-08-09 2001-10-09 Lg Electronics Inc. Scanning circuit for driving liquid crystal display
US6556646B1 (en) * 1998-10-21 2003-04-29 Lg. Philips Lcd Co., Ltd. Shift register
US6426743B1 (en) * 1999-02-09 2002-07-30 Lg. Philips Lcd Co., Ltd Shift register
US20060202940A1 (en) * 2001-05-11 2006-09-14 Semiconductor Energy Laboratory Co., Ltd. Pulse Output Circuit, Shift Register and Display Device
US20030187903A1 (en) * 2002-03-26 2003-10-02 Intel Corporation Multiplier using MOS channel widths for code weighting
US7268756B2 (en) * 2002-09-02 2007-09-11 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device and method of driving a liquid crystal display device
US20040253781A1 (en) * 2002-12-25 2004-12-16 Hajime Kimura Semiconductor device, and display device and electronic device utilizing the same
US20040125069A1 (en) * 2002-12-31 2004-07-01 Lg.Philips Lcd Co.,Ltd. Bi-directional driving circuit of flat panel display device and method for driving the same
US7486269B2 (en) * 2003-07-09 2009-02-03 Samsung Electronics Co., Ltd. Shift register, scan driving circuit and display apparatus having the same
US20050220262A1 (en) * 2004-03-31 2005-10-06 Lg Philips Lcd Co., Ltd. Shift register
US20050264505A1 (en) * 2004-05-27 2005-12-01 Lg Philips Lcd Co., Ltd. Shift register and liquid crystal display device using the same
US20060001637A1 (en) * 2004-06-30 2006-01-05 Sang-Jin Pak Shift register, display device having the same and method of driving the same
US7215315B2 (en) * 2004-12-10 2007-05-08 Casio Computer Co., Ltd. Shift register and display driving device comprising the same
US7528820B2 (en) * 2004-12-28 2009-05-05 Lg. Display Co., Ltd. Driving circuit including shift register and flat panel display device using the same
US20060139292A1 (en) * 2004-12-28 2006-06-29 Lg Philips Lcd Co., Ltd. Driving circuit including shift register and flat panel display device using the same
US7349519B2 (en) * 2004-12-31 2008-03-25 Lg. Philips Lcd. Co., Ltd. Shift register without noise and liquid crystal display device having the same
US20080002805A1 (en) * 2005-03-30 2008-01-03 Mitsubishi Denki Kabushiki Kaisha Shift register and image display apparatus containing the same
US20060220587A1 (en) * 2005-03-30 2006-10-05 Mitsubishi Denki Kabushiki Kaisha Shift register and image display apparatus containing the same
US7936331B2 (en) * 2005-06-13 2011-05-03 Samsung Electronics Co., Ltd. Shift register and a display device including the shift register
US20100026619A1 (en) * 2005-10-18 2010-02-04 Semiconductor Energy Laboratory Co., Ltd. Shift register, semiconductor device, display device, and electronic device
US7492853B2 (en) * 2006-03-15 2009-02-17 Mitsubishi Electric Corporation Shift register and image display apparatus containing the same
US20080062112A1 (en) * 2006-08-31 2008-03-13 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device
US7859510B2 (en) * 2006-08-31 2010-12-28 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device
US20090224245A1 (en) * 2006-09-29 2009-09-10 Semiconductor Energy Laboratory Co., Ltd. Display device
US7443944B2 (en) * 2006-11-20 2008-10-28 Mitsubishi Electric Corporation Shift register, image display apparatus containing the same and signal generation circuit
US20080219401A1 (en) * 2007-03-05 2008-09-11 Mitsubishi Electric Corporation Shift register circuit and image display apparatus containing the same
US20080278214A1 (en) * 2007-05-10 2008-11-13 Samsung Electronics Co., Ltd. Method for removing noise, switching circuit for performing the same and display device having the switching circuit
US8390560B2 (en) * 2009-12-28 2013-03-05 Sony Corporation Level shift circuit, signal drive circuit, display device, and electronic device
US20130169319A1 (en) * 2010-09-02 2013-07-04 Sharp Kabushiki Kaisha Signal processing circuit, driver circuit, and display device

Cited By (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8330702B2 (en) 2009-02-12 2012-12-11 Semiconductor Energy Laboratory Co., Ltd. Pulse output circuit, display device, and electronic device
US20100201659A1 (en) * 2009-02-12 2010-08-12 Semiconductor Energy Laboratory Co., Ltd. Pulse output circuit, display device, and electronic device
US9048117B2 (en) 2009-02-12 2015-06-02 Semiconductor Energy Laboratory Co., Ltd. Pulse output circuit, display device, and electronic device
US9268185B2 (en) 2009-03-26 2016-02-23 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device including transistors and electronic device including the same
US20100245307A1 (en) * 2009-03-26 2010-09-30 Semiconductor Energy Laboratory Co., Ltd. Liquid Crystal Display Device and Electronic Device Including the Same
US9576983B2 (en) 2009-03-26 2017-02-21 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device and electronic device including the same
US10460690B2 (en) 2009-03-26 2019-10-29 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device and electronic device including the same
US8319528B2 (en) 2009-03-26 2012-11-27 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having interconnected transistors and electronic device including semiconductor device
US8664981B2 (en) 2009-03-26 2014-03-04 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and electronic device including semiconductor device
US20100246750A1 (en) * 2009-03-26 2010-09-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor Device and Electronic Device Including Semiconductor Device
US11114054B2 (en) 2009-03-26 2021-09-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US8872751B2 (en) 2009-03-26 2014-10-28 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device having interconnected transistors and electronic device including the same
US10600818B2 (en) 2009-12-11 2020-03-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and electronic device
US8415665B2 (en) 2009-12-11 2013-04-09 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and electronic device
US9171868B2 (en) 2009-12-11 2015-10-27 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and electronic device
US9735180B2 (en) 2009-12-11 2017-08-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and electronic device
US9349757B2 (en) 2009-12-11 2016-05-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and electronic device
US11961843B2 (en) 2009-12-11 2024-04-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and electronic device
US8890146B2 (en) 2009-12-11 2014-11-18 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and electronic device
US10002888B2 (en) 2009-12-11 2018-06-19 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and electronic device
US10854641B2 (en) 2009-12-11 2020-12-01 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and electronic device
US10312267B2 (en) 2009-12-11 2019-06-04 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and electronic device
US20110298727A1 (en) * 2010-06-07 2011-12-08 Marduke Yousefpor Touch-display crosstalk
US9335870B2 (en) * 2010-06-07 2016-05-10 Apple Inc. Touch-display crosstalk
US8854220B1 (en) * 2010-08-30 2014-10-07 Exelis, Inc. Indicating desiccant in night vision goggles
US20120293495A1 (en) * 2011-05-18 2012-11-22 Samsung Electronics Co., Ltd. Method of driving display panel and display apparatus for performing the method
US9113158B2 (en) * 2011-05-18 2015-08-18 Samsung Display Co., Ltd. Method of driving display panel and display apparatus for performing the method
US20140347826A1 (en) * 2011-06-10 2014-11-27 Scott Moncrieff Injection molded control panel with in-molded decorated plastic film that includes an internal connector
US9030837B2 (en) 2011-06-10 2015-05-12 Scott Moncrieff Injection molded control panel with in-molded decorated plastic film that includes an internal connector
US9615468B2 (en) 2011-06-10 2017-04-04 Scott Moncrieff Injection molded control panel with in-molded decorated plastic film
US9119291B2 (en) * 2011-06-10 2015-08-25 Scott Moncrieff Injection molded control panel with in-molded decorated plastic film that includes an internal connector
TWI469119B (zh) * 2012-08-06 2015-01-11 Au Optronics Corp 顯示器及其閘極驅動器
US8952945B2 (en) 2012-08-06 2015-02-10 Au Optronics Corporation Display and gate driver thereof
KR101639496B1 (ko) 2013-03-06 2016-07-13 보에 테크놀로지 그룹 컴퍼니 리미티드 시프트 레지스터, 게이트 구동 회로, 어레이 기판, 및 디스플레이 디바이스
US9472303B2 (en) * 2013-03-06 2016-10-18 Boe Technology Group Co., Ltd. Shift register, gate driving circuit, array substrate and display device for eliminating the drifting phenomenon of output signal
KR20140119690A (ko) * 2013-03-06 2014-10-10 보에 테크놀로지 그룹 컴퍼니 리미티드 시프트 레지스터, 게이트 구동 회로, 어레이 기판, 및 디스플레이 디바이스
TWI478132B (zh) * 2013-06-14 2015-03-21 Au Optronics Corp 閘極驅動電路
JP2021044047A (ja) * 2014-04-24 2021-03-18 株式会社半導体エネルギー研究所 半導体装置
US11276711B2 (en) * 2016-11-29 2022-03-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, display device, and electronic device
US20180151593A1 (en) * 2016-11-29 2018-05-31 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, display device, and electronic device
US20190122628A1 (en) * 2017-10-24 2019-04-25 E Ink Holdings Inc. Driving substrate and display apparatus
US11120761B2 (en) * 2017-10-24 2021-09-14 E Ink Holdings Inc. Driving substrate and display apparatus
US11394372B2 (en) * 2019-11-14 2022-07-19 Korea Electronics Technology Institute Wide band gap power semiconductor system and driving method thereof
US20230230531A1 (en) * 2020-06-24 2023-07-20 Hangzhou Shixin Technology Co., Ltd Led display system and control method thereof
US11967270B2 (en) * 2020-06-24 2024-04-23 Hangzhou Shixin Technology Co., Ltd LED display system and control method thereof

Also Published As

Publication number Publication date
JP6894949B2 (ja) 2021-06-30
TW202301315A (zh) 2023-01-01
KR102628585B1 (ko) 2024-01-25
KR20210037652A (ko) 2021-04-06
KR102300168B1 (ko) 2021-09-10
KR20170108931A (ko) 2017-09-27
TW202109502A (zh) 2021-03-01
US11514871B2 (en) 2022-11-29
KR102515892B1 (ko) 2023-03-31
KR101712385B1 (ko) 2017-03-06
US20230090062A1 (en) 2023-03-23
TWI777293B (zh) 2022-09-11
TW201539421A (zh) 2015-10-16
JP5617025B2 (ja) 2014-10-29
KR20100108249A (ko) 2010-10-06
JP6585204B2 (ja) 2019-10-02
KR101782328B1 (ko) 2017-09-27
JP7106029B1 (ja) 2022-07-25
KR20230047344A (ko) 2023-04-07
JP2016184453A (ja) 2016-10-20
CN104200788B (zh) 2017-06-27
JP2018032461A (ja) 2018-03-01
TW201941183A (zh) 2019-10-16
KR20220039692A (ko) 2022-03-29
TW201820308A (zh) 2018-06-01
JP2018097386A (ja) 2018-06-21
JP2010250305A (ja) 2010-11-04
JP6291121B2 (ja) 2018-03-14
JP7480443B1 (ja) 2024-05-09
CN104200788A (zh) 2014-12-10
TW201727614A (zh) 2017-08-01
JP6069437B2 (ja) 2017-02-01
JP7437352B2 (ja) 2024-02-22
US10964281B2 (en) 2021-03-30
JP2022160439A (ja) 2022-10-19
TWI712028B (zh) 2020-12-01
JP5801460B2 (ja) 2015-10-28
KR102377762B1 (ko) 2022-03-23
JP2023178320A (ja) 2023-12-14
KR20240013261A (ko) 2024-01-30
US20180174544A1 (en) 2018-06-21
KR20210111221A (ko) 2021-09-10
EP2234100A2 (en) 2010-09-29
KR102235733B1 (ko) 2021-04-05
TWI612514B (zh) 2018-01-21
US20210233485A1 (en) 2021-07-29
TW201040931A (en) 2010-11-16
JP2022130455A (ja) 2022-09-06
JP2014067480A (ja) 2014-04-17
KR102015761B1 (ko) 2019-08-29
JP7460841B2 (ja) 2024-04-02
TWI501217B (zh) 2015-09-21
KR20180120649A (ko) 2018-11-06
CN101847388A (zh) 2010-09-29
JP2020030411A (ja) 2020-02-27
EP2234100B1 (en) 2016-11-02
KR20170023913A (ko) 2017-03-06
CN101847388B (zh) 2014-10-22
JP2016027520A (ja) 2016-02-18
KR20190100137A (ko) 2019-08-28
JP2021157185A (ja) 2021-10-07
TW201807696A (zh) 2018-03-01
EP2234100A3 (en) 2011-06-01
JP2015035248A (ja) 2015-02-19
JP5639775B2 (ja) 2014-12-10
TWI661417B (zh) 2019-06-01
TWI643178B (zh) 2018-12-01
TWI585740B (zh) 2017-06-01
KR101914925B1 (ko) 2018-11-05
JP2017126395A (ja) 2017-07-20

Similar Documents

Publication Publication Date Title
US11514871B2 (en) Liquid crystal display device, driving method of the same, and electronic device including the same
US20240177683A1 (en) Liquid crystal display device and electronic device including the same
US11551596B2 (en) Method for driving display device
US11916150B2 (en) Semiconductor device
US8664981B2 (en) Semiconductor device and electronic device including semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: SEMICONDUCTOR ENERGY LABORATORY CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIMURA, HAJIME;UMEZAKI, ATSUSHI;REEL/FRAME:024156/0950

Effective date: 20100304

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION