US20020180011A1 - Lead frame, semiconductor device using the same and method of producing the semiconductor device - Google Patents
Lead frame, semiconductor device using the same and method of producing the semiconductor device Download PDFInfo
- Publication number
- US20020180011A1 US20020180011A1 US10/156,812 US15681202A US2002180011A1 US 20020180011 A1 US20020180011 A1 US 20020180011A1 US 15681202 A US15681202 A US 15681202A US 2002180011 A1 US2002180011 A1 US 2002180011A1
- Authority
- US
- United States
- Prior art keywords
- lead frame
- portions
- semiconductor device
- pair
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48464—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area also being a ball bond, i.e. ball-to-ball
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/183—Connection portion, e.g. seal
- H01L2924/18301—Connection portion, e.g. seal being an anchoring portion, i.e. mechanical interlocking between the encapsulation resin and another package part
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/977—Thinning or removal of substrate
Definitions
- a method of producing a semiconductor device for causing the surface of a lead frame to partly appear on the bottom of the semiconductor device begins with a step of mounting a semiconductor chip to an island portion included in the lead frame. Electrodes formed on the surface of the semiconductor chip and an electrode portion are connected by bonding wires. Part of the top and part of the bottom of the lead frame, which include the island portion, semiconductor chip, electrode portion and bonding wire, are sealed with seal resin. Subsequently, the entire surface of the seal resin beneath the lead frame is ground in parallel to the bottom of the lead frame. Finally, part of the bottom of the lead frame is caused to appear on the bottom of the seal resin.
- the lead frame 1 positioned on the resin sheet 6 is sealed by the seal resin 3 together with the semiconductor chip 2 .
- the resin sheet 6 prevents the seal resin 3 from leaking to the bottoms of the external electrodes 4 .
- the resin sheet 6 is peeled off the package.
- the bottom of the packages is plated except for the portions where the external electrodes 4 protrude downward. This is followed by dicing the seal resin 3 and lead frame 1 to thereby complete the semiconductor device 5 .
- the resin sheet 6 protects the external electrodes 4 during the production of the semiconductor device 5 , as stated above. More specifically, when the lead frame 1 loaded with the semiconductor chip 2 is sealed with the seal resin 3 , the resin sheet 6 prevents the resin 3 from leaking to thereby insure the plating step. However, the resin sheet 6 is expensive and increases the production cost of the semiconductor device 5 .
- the lead frame includes a pair of base portions 11 and two island portions 13 extending over both of the two base portions 11 .
- the lead frame 1 is formed of metal.
- Electrode portions 12 are formed on the base portions 11 . More specifically, the electrode portions 12 and island portions 13 should preferably be formed on the tops of the base portions 11 integrally with the base portions 11 .
- FIGS. 11C and 11D indicate, the procedure described above provides the portions where only the seal resin 3 is present with margins, compared the portions where the external electrodes 4 are present. It is therefore possible to provide the package with any desired size on the basis of, e.g., the full-cut dicing positions. If the full-cut dicing width of the seal resin 3 is smaller than the half-cut dicing width of the lead frame 1 , then part of the lead frame 1 can appear on the side of the resulting semiconductor device; if the former width is the same as the latter width, then part of the lead frame 1 can appear on the side of the semiconductor device.
- the base portions each consist of a portion on which the electrode portion are formed, a portion on which an island portion is formed, and a portion connecting them together. Such connecting portions insure a positional relation between the bottoms of the electrode portions and those of the island portions.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Geometry (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/936,795 US7189599B2 (en) | 2001-05-30 | 2004-09-09 | Lead frame, semiconductor device using the same and method of producing the semiconductor device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001-163268 | 2001-05-30 | ||
JP2001163268A JP4611569B2 (ja) | 2001-05-30 | 2001-05-30 | リードフレーム及び半導体装置の製造方法 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/936,795 Division US7189599B2 (en) | 2001-05-30 | 2004-09-09 | Lead frame, semiconductor device using the same and method of producing the semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20020180011A1 true US20020180011A1 (en) | 2002-12-05 |
Family
ID=19006272
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/156,812 Abandoned US20020180011A1 (en) | 2001-05-30 | 2002-05-30 | Lead frame, semiconductor device using the same and method of producing the semiconductor device |
US10/936,795 Expired - Fee Related US7189599B2 (en) | 2001-05-30 | 2004-09-09 | Lead frame, semiconductor device using the same and method of producing the semiconductor device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/936,795 Expired - Fee Related US7189599B2 (en) | 2001-05-30 | 2004-09-09 | Lead frame, semiconductor device using the same and method of producing the semiconductor device |
Country Status (4)
Country | Link |
---|---|
US (2) | US20020180011A1 (ko) |
JP (1) | JP4611569B2 (ko) |
KR (1) | KR100491657B1 (ko) |
TW (1) | TW543173B (ko) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050032271A1 (en) * | 2001-05-30 | 2005-02-10 | Nec Electronics Corporation | Lead frame, semiconductor device using the same and method of producing the semiconductor device |
US20070134845A1 (en) * | 2002-07-02 | 2007-06-14 | Nec Electronics Corporation | Method of forming molded resin semiconductor device |
US20070298544A1 (en) * | 2006-06-21 | 2007-12-27 | Oman Todd P | Manufacturing method for a leadless multi-chip electronic module |
US20130228930A1 (en) * | 2012-03-02 | 2013-09-05 | Renesas Electronics Corporation | Method of manufacturing semiconductor device and semiconductor device |
CN104465589A (zh) * | 2013-09-12 | 2015-03-25 | 株式会社东芝 | 半导体装置及其制造方法 |
US11562947B2 (en) * | 2020-07-06 | 2023-01-24 | Panjit International Inc. | Semiconductor package having a conductive pad with an anchor flange |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20030093774A (ko) * | 2002-06-05 | 2003-12-11 | 광전자 주식회사 | 리드프레임, 상기 리드프레임을 이용한 칩 스케일 반도체패키지 및 그 제조방법 |
US7507603B1 (en) * | 2005-12-02 | 2009-03-24 | Amkor Technology, Inc. | Etch singulated semiconductor package |
US8034402B2 (en) * | 2007-07-27 | 2011-10-11 | Ngk Insulators, Ltd. | Method for producing ceramic compact and ceramic part |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6163069A (en) * | 1997-10-09 | 2000-12-19 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having pads for connecting a semiconducting element to a mother board |
US6528879B2 (en) * | 2000-09-20 | 2003-03-04 | Sanyo Electric Co., Ltd. | Semiconductor device and semiconductor module |
US20030160339A1 (en) * | 2002-02-27 | 2003-08-28 | Nec Electronics Corporation | Electronic component and fabrication method thereof |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59208755A (ja) * | 1983-05-12 | 1984-11-27 | Sony Corp | 半導体装置のパツケ−ジ及びその製造方法 |
JPH02240940A (ja) * | 1989-03-15 | 1990-09-25 | Matsushita Electric Ind Co Ltd | 集積回路装置の製造方法 |
JPH0787235B2 (ja) * | 1989-12-19 | 1995-09-20 | 凸版印刷株式会社 | 半導体装置用リードフレーム用材及び半導体装置用リードフレームの製造方法 |
JPH05129473A (ja) * | 1991-11-06 | 1993-05-25 | Sony Corp | 樹脂封止表面実装型半導体装置 |
EP0668611A1 (en) * | 1994-02-22 | 1995-08-23 | International Business Machines Corporation | Method for recovering bare semiconductor chips from plastic packaged modules |
JP3877401B2 (ja) * | 1997-03-10 | 2007-02-07 | 三洋電機株式会社 | 半導体装置の製造方法 |
JP3521758B2 (ja) * | 1997-10-28 | 2004-04-19 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
JP3285815B2 (ja) * | 1998-03-12 | 2002-05-27 | 松下電器産業株式会社 | リードフレーム,樹脂封止型半導体装置及びその製造方法 |
US6989294B1 (en) * | 1998-06-10 | 2006-01-24 | Asat, Ltd. | Leadless plastic chip carrier with etch back pad singulation |
US6063646A (en) * | 1998-10-06 | 2000-05-16 | Japan Rec Co., Ltd. | Method for production of semiconductor package |
JP3503502B2 (ja) * | 1998-11-11 | 2004-03-08 | 松下電器産業株式会社 | 樹脂封止型半導体装置およびその製造方法 |
JP3436159B2 (ja) * | 1998-11-11 | 2003-08-11 | 松下電器産業株式会社 | 樹脂封止型半導体装置の製造方法 |
JP2000349222A (ja) * | 1999-06-07 | 2000-12-15 | Sony Corp | リードフレーム及び半導体パッケージ |
KR20010009374A (ko) * | 1999-07-09 | 2001-02-05 | 김영환 | 패키지의 제조방법 |
JP3686287B2 (ja) * | 1999-07-14 | 2005-08-24 | 株式会社ルネサステクノロジ | 半導体装置の製造方法 |
JP2001077232A (ja) * | 1999-09-06 | 2001-03-23 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
US6451627B1 (en) * | 1999-09-07 | 2002-09-17 | Motorola, Inc. | Semiconductor device and process for manufacturing and packaging a semiconductor device |
US6238952B1 (en) * | 2000-02-29 | 2001-05-29 | Advanced Semiconductor Engineering, Inc. | Low-pin-count chip package and manufacturing method thereof |
JP2002016181A (ja) * | 2000-04-25 | 2002-01-18 | Torex Semiconductor Ltd | 半導体装置、その製造方法、及び電着フレーム |
US6368886B1 (en) * | 2000-09-15 | 2002-04-09 | The Charles Stark Draper Laboratory, Inc. | Method of recovering encapsulated die |
JP4611569B2 (ja) | 2001-05-30 | 2011-01-12 | ルネサスエレクトロニクス株式会社 | リードフレーム及び半導体装置の製造方法 |
JP3704304B2 (ja) * | 2001-10-26 | 2005-10-12 | 新光電気工業株式会社 | リードフレーム及びその製造方法並びに該リードフレームを用いた半導体装置の製造方法 |
-
2001
- 2001-05-30 JP JP2001163268A patent/JP4611569B2/ja not_active Expired - Fee Related
-
2002
- 2002-05-29 TW TW091111605A patent/TW543173B/zh not_active IP Right Cessation
- 2002-05-29 KR KR10-2002-0029747A patent/KR100491657B1/ko not_active IP Right Cessation
- 2002-05-30 US US10/156,812 patent/US20020180011A1/en not_active Abandoned
-
2004
- 2004-09-09 US US10/936,795 patent/US7189599B2/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6163069A (en) * | 1997-10-09 | 2000-12-19 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having pads for connecting a semiconducting element to a mother board |
US6528879B2 (en) * | 2000-09-20 | 2003-03-04 | Sanyo Electric Co., Ltd. | Semiconductor device and semiconductor module |
US20030160339A1 (en) * | 2002-02-27 | 2003-08-28 | Nec Electronics Corporation | Electronic component and fabrication method thereof |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050032271A1 (en) * | 2001-05-30 | 2005-02-10 | Nec Electronics Corporation | Lead frame, semiconductor device using the same and method of producing the semiconductor device |
US7189599B2 (en) | 2001-05-30 | 2007-03-13 | Nec Electronics Corporation | Lead frame, semiconductor device using the same and method of producing the semiconductor device |
US20070134845A1 (en) * | 2002-07-02 | 2007-06-14 | Nec Electronics Corporation | Method of forming molded resin semiconductor device |
US7534661B2 (en) * | 2002-07-02 | 2009-05-19 | Nec Electronics Corporation | Method of forming molded resin semiconductor device |
US20070298544A1 (en) * | 2006-06-21 | 2007-12-27 | Oman Todd P | Manufacturing method for a leadless multi-chip electronic module |
US7537965B2 (en) * | 2006-06-21 | 2009-05-26 | Delphi Technologies, Inc. | Manufacturing method for a leadless multi-chip electronic module |
US20130228930A1 (en) * | 2012-03-02 | 2013-09-05 | Renesas Electronics Corporation | Method of manufacturing semiconductor device and semiconductor device |
US8710663B2 (en) * | 2012-03-02 | 2014-04-29 | Renesas Electronics Corporation | Method of manufacturing semiconductor device and semiconductor device |
US9000595B2 (en) | 2012-03-02 | 2015-04-07 | Renesas Electronics Corporation | Method of manufacturing semiconductor device and semiconductor device |
CN104465589A (zh) * | 2013-09-12 | 2015-03-25 | 株式会社东芝 | 半导体装置及其制造方法 |
US11562947B2 (en) * | 2020-07-06 | 2023-01-24 | Panjit International Inc. | Semiconductor package having a conductive pad with an anchor flange |
Also Published As
Publication number | Publication date |
---|---|
JP4611569B2 (ja) | 2011-01-12 |
US7189599B2 (en) | 2007-03-13 |
JP2002359338A (ja) | 2002-12-13 |
US20050032271A1 (en) | 2005-02-10 |
TW543173B (en) | 2003-07-21 |
KR20020091797A (ko) | 2002-12-06 |
KR100491657B1 (ko) | 2005-05-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7843049B2 (en) | Semiconductor device and manufacturing method thereof | |
US7439097B2 (en) | Taped lead frames and methods of making and using the same in semiconductor packaging | |
US7224045B2 (en) | Leadless type semiconductor package, and production process for manufacturing such leadless type semiconductor package | |
CN105185752B (zh) | 半导体器件及其制造方法 | |
US20090032977A1 (en) | Semiconductor device | |
JP2003086750A (ja) | 電子部品の製造方法 | |
US9786583B2 (en) | Power semiconductor package device having locking mechanism, and preparation method thereof | |
US7189599B2 (en) | Lead frame, semiconductor device using the same and method of producing the semiconductor device | |
KR20180077015A (ko) | 반도체 장치 및 그 제조 방법 | |
US20220238420A1 (en) | Electronic device, method for manufacturing electronic device, and lead frame | |
JP3575945B2 (ja) | 半導体装置の製造方法 | |
JP2586352B2 (ja) | 半導体装置用リード切断装置 | |
US20220301984A1 (en) | Semiconductor device | |
JPH08250545A (ja) | 半導体装置およびその製造方法 | |
JP2002164496A (ja) | 半導体装置およびその製造方法 | |
JP4569048B2 (ja) | 面実装型半導体パッケージおよびその製造方法 | |
JPH11162998A (ja) | 半導体装置およびその製造方法 | |
JP4311294B2 (ja) | 電子装置およびその製造方法 | |
KR100357876B1 (ko) | 반도체패키지 및 그 제조 방법 | |
JP2003258187A (ja) | 半導体装置 | |
JP2008218703A (ja) | 半導体装置及びその製造方法 | |
JPH0766231A (ja) | 面実装型半導体装置の製造方法 | |
JPH0714967A (ja) | リードフレーム | |
JP2002158323A (ja) | 半導体装置の製造方法および半導体装置 | |
KR20040083899A (ko) | 접합성능을 향상시키기 위한 플립칩 패키징 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NEC CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TANAKA, TAKEKAZU;REEL/FRAME:012945/0586 Effective date: 20020520 |
|
AS | Assignment |
Owner name: NEC ELECTRONICS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:013904/0971 Effective date: 20021101 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |