TWI739025B - 混合接合結構及其製造方法 - Google Patents

混合接合結構及其製造方法 Download PDF

Info

Publication number
TWI739025B
TWI739025B TW107128598A TW107128598A TWI739025B TW I739025 B TWI739025 B TW I739025B TW 107128598 A TW107128598 A TW 107128598A TW 107128598 A TW107128598 A TW 107128598A TW I739025 B TWI739025 B TW I739025B
Authority
TW
Taiwan
Prior art keywords
conductor
integrated circuit
dielectric layer
conductors
interconnection structure
Prior art date
Application number
TW107128598A
Other languages
English (en)
Other versions
TW201926483A (zh
Inventor
蔡伯宗
Original Assignee
台灣積體電路製造股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 台灣積體電路製造股份有限公司 filed Critical 台灣積體電路製造股份有限公司
Publication of TW201926483A publication Critical patent/TW201926483A/zh
Application granted granted Critical
Publication of TWI739025B publication Critical patent/TWI739025B/zh

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14634—Assemblies, i.e. Hybrid structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/52—Mounting semiconductor bodies in containers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005—Apparatus not specifically provided for elsewhere
    • H01L21/67011—Apparatus for manufacture or treatment
    • H01L21/67092—Apparatus for mechanical treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226—Via connections in a multilevel interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Geometry or layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/07—Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L24/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/89—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using at least one connector not provided for in any of the groups H01L24/81 - H01L24/86
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14603—Special geometry or disposition of pixel-elements, address-lines or gate-electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14632—Wafer-level processed structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14636—Interconnect structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/1464—Back illuminated imager structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
    • H01L27/14687—Wafer level processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
    • H01L27/1469—Assemblies, i.e. hybrid integration
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
    • H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
    • H01L2224/02233—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body not in direct contact with the bonding area
    • H01L2224/02235—Reinforcing structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
    • H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
    • H01L2224/02233—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body not in direct contact with the bonding area
    • H01L2224/02255—Shape of the auxiliary member
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
    • H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
    • H01L2224/02233—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body not in direct contact with the bonding area
    • H01L2224/0226—Material of the auxiliary member
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05005—Structure
    • H01L2224/05008—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body, e.g.
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05551—Shape comprising apertures or cavities
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05553—Shape in top view being rectangular
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05555—Shape in top view being circular or elliptic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05563—Only on parts of the surface of the internal layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601—Structure
    • H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0605—Shape
    • H01L2224/06051—Bonding areas having different shapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0612—Layout
    • H01L2224/0613—Square or rectangular array
    • H01L2224/06133—Square or rectangular array with a staggered arrangement, e.g. depopulated array
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0651—Function
    • H01L2224/06515—Bonding areas having different functions
    • H01L2224/06517—Bonding areas having different functions including bonding areas providing primarily mechanical bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/07—Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L2224/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
    • H01L2224/081—Disposition
    • H01L2224/0812—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/08135—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/08145—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/07—Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L2224/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
    • H01L2224/081—Disposition
    • H01L2224/0812—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/08135—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/08145—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H01L2224/08146—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bonding area connecting to a via connection in the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/07—Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L2224/09—Structure, shape, material or disposition of the bonding areas after the connecting process of a plurality of bonding areas
    • H01L2224/0951—Function
    • H01L2224/09515—Bonding areas having different functions
    • H01L2224/09517—Bonding areas having different functions including bonding areas providing primarily mechanical support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/11334—Manufacturing methods by local deposition of the material of the bump connector in solid form using preformed bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/118—Post-treatment of the bump connector
    • H01L2224/11848—Thermal treatments, e.g. annealing, controlled cooling
    • H01L2224/11849—Reflowing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/80009—Pre-treatment of the bonding area
    • H01L2224/8001—Cleaning the bonding area, e.g. oxide removal step, desmearing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/80009—Pre-treatment of the bonding area
    • H01L2224/8001—Cleaning the bonding area, e.g. oxide removal step, desmearing
    • H01L2224/80011—Chemical cleaning, e.g. etching, flux
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/8012—Aligning
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/8034—Bonding interfaces of the bonding area
    • H01L2224/80357—Bonding interfaces of the bonding area being flush with the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/808—Bonding techniques
    • H01L2224/80894—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/808—Bonding techniques
    • H01L2224/80894—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
    • H01L2224/80895—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces between electrically conductive surfaces, e.g. copper-copper direct bonding, surface activated bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/808—Bonding techniques
    • H01L2224/80894—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
    • H01L2224/80896—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces between electrically insulating surfaces, e.g. oxide or nitride layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/80909—Post-treatment of the bonding area
    • H01L2224/80948—Thermal treatments, e.g. annealing, controlled cooling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/80986—Specific sequence of steps, e.g. repetition of manufacturing steps, time sequence
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/9202—Forming additional connectors after the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/1462—Coatings
    • H01L27/14621—Colour filter arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/1462—Coatings
    • H01L27/14623—Optical shielding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14625—Optical elements or arrangements associated with the device
    • H01L27/14627—Microlenses
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1431—Logic devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20—Parameters
    • H01L2924/201—Temperature ranges
    • H01L2924/20104—Temperature range 100 C=<T<150 C, 373.15 K =< T < 423.15K
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20—Parameters
    • H01L2924/201—Temperature ranges
    • H01L2924/20105—Temperature range 150 C=<T<200 C, 423.15 K =< T < 473.15K
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20—Parameters
    • H01L2924/201—Temperature ranges
    • H01L2924/20108—Temperature range 300 C=<T<350 C, 573.15K =<T< 623.15K
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20—Parameters
    • H01L2924/201—Temperature ranges
    • H01L2924/20109—Temperature range 350 C=<T<400 C, 623.15K =<T< 673.15K
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20—Parameters
    • H01L2924/201—Temperature ranges
    • H01L2924/2011—Temperature range 400 C=<T<450 C, 673.15K =<T< 723.15K

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Electromagnetism (AREA)
  • Manufacturing & Machinery (AREA)
  • Geometry (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Solid State Image Pick-Up Elements (AREA)

Abstract

本揭露提供包括第一積體電路組件與第二積體電路組件的混合接合結構。第一積體電路組件包括第一介電層、第一導體與隔離結構。第一導體與隔離結構嵌入於第一介電層中。隔離結構與第一導體電性絕緣，且隔離結構圍繞第一導體。第二積體電路組件包括第二介電層與第二導體。第二導體嵌入於第二介電層中。第一介電層接合至第二介電層，且第一導體接合至第二導體。

Description

混合接合結構及其製造方法
本揭露是有關於一種混合接合結構及其製造方法。
製造三維積體電路(three-dimensional integrated circuit，3D-IC)組件的方法包括藉由晶圓級混合接合(wafer level hybrid bonding)技術以進行晶圓對晶圓的接合(wafer-to-wafer bonding)。三維積體電路例如是背側照明式互補金氧半導體影像感測器(back-side illuminated complementary metal-oxide semiconductor image sensor，BSI-CIS)。在製造BSI-CIS時，提供包括陣列排列的背照明式積體電路的感測器晶圓以及包括陣列排列的邏輯電路晶片的邏輯電路晶圓。藉由晶圓級混合接合技術將感測器晶圓與邏輯電路晶圓對接，以使邏輯電路晶圓堆疊於感測器晶圓上。隨後，封裝經混合接合的感測器晶圓與邏輯電路晶圓，且進行單體化以形成BSI-CIS元件。在感測器晶圓與邏輯電路晶圓的混合接合製程期間，在兩晶圓的接合介面處可能產生銅突出(copper extrusion)及/或銅遷移(copper migration)。如此一來， 混合接合的晶圓的可靠度因上述的銅突出及/或銅遷移而降低。
根據本揭露的一些實施例，提供第一積體電路組件，其中所述第一積體電路組件包括其中具有多個第一半導體元件的第一半導體基底、設置於所述第一半導體基底上的第一內連線結構、覆蓋所述第一內連線結構的第一介電層以及至少一第一導體群組，所述至少一第一導體群組包括藉由所述第一內連線結構而彼此電性連接的多個第一導體；提供第二積體電路組件，其中所述第二積體電路組件包括其中具有多個第二半導體元件的第二半導體基底、設置於所述第二半導體基底上的第二內連線結構、覆蓋所述第二內連線結構的第二介電層以及至少一第二導體群組，所述至少一第二導體群組包括藉由所述第二內連線結構而彼此電性連接的多個第二導體；以及進行混合接合製程以接合所述第一積體電路組件與所述第二積體電路組件，以使所述第一介電層接合至所述第二介電層，且所述多個第一導體接合至所述多個第二導體。
根據本揭露的一些實施例，提供混合接合結構的製造方法，包括下列步驟：提供第一積體電路組件，其中所述第一積體電路組件包括第一半導體基底、第一內連線結構、第一介電層以及多個第一導體群組，所述第一半導體基底包括位於其中的多個第一半導體元件，所述第一內連線結構設置於所述第一半導體基 底上並電性連接至所述第一半導體元件，所述第一介電層覆蓋所述第一內連線結構，所述多個第一導體群組嵌入於所述第一介電層中並經由所述第一內連線結構而電性連接至所述第一半導體元件，且所述多個第一導體群組中的至少一第一導體群組包括彼此電性連接的多個第一導體；提供第二積體電路組件，其中所述第二積體電路組件包括第二半導體基底、第二內連線結構、第二介電層以及多個第二導體群組，所述第二半導體基底包括位於其中的多個第二半導體元件，所述第二內連線結構設置於所述第二半導體基底上並電性連接至所述第二半導體元件，所述第二介電層覆蓋所述第二內連線結構，所述多個第二導體群組嵌入於所述第二介電層中並經由所述第二內連線結構而電性連接至所述第二半導體元件，且所述多個第二導體群組中的至少一第二導體群組包括彼此電性連接的多個第二導體；進行混合接合製程以接合所述第一積體電路組件與所述第二積體電路組件，以使所述第一介電層接合至所述第二介電層，且所述至少一第一導體群組電性連接至所述至少一第二導體群組，其中所述至少一第一導體群組、所述至少一第二導體群組、所述第一內連線結構以及所述第二內連線結構提供分流路徑。
根據本揭露的一些實施例，提供包括第一積體電路晶片與第二積體電路晶片的混合接合結構。第一積體電路晶片包括其中具有多個第一半導體元件的第一半導體基底、設置於所述第一半導體基底上的第一內連線結構、覆蓋所述第一內連線結構的第 一介電層以及至少一第一導體群組，所述至少一第一導體群組包括藉由所述第一內連線結構而彼此電性連接的多個第一導體。第二積體電路晶片包括其中具有多個第二半導體元件的第二半導體基底、設置於所述第二半導體基底上的第二內連線結構、覆蓋所述第二內連線結構的第二介電層以及至少一第二導體群組，所述至少一第二導體群組包括藉由所述第二內連線結構而彼此電性連接的多個第二導體。
100:第一積體電路組件
102:影像感測晶片
110:第一半導體基底
112:第一半導體元件
120:第一內連線結構
122、222:層間介電層
124、224:內連線金屬層
128A、128B:隔離部分
130:第一介電層
140:第一導體群組
142:第一導體
200:第二積體電路組件
202:邏輯積體電路晶片
210:第二半導體基底
212:第二半導體元件
220:第二內連線結構
230:第二介電層
240:第二導體群組
242:第二導體
250:重佈線層
260:保護層
270:導電端子
300:接著層
400:蓋板
500:間隔件
CF:濾光層
HB1、HB2:混合接合結構
ML:微透鏡陣列
SL:切割線
SP1、SP2:分流路徑
ST1:第一分流走線
ST2:第二分流走線
TH:穿孔
結合附圖閱讀以下詳細說明，會最佳地理解本發明的各個態樣。應注意，根據本行業中的標準慣例，各種特徵並非按比例繪製。事實上，為論述清晰起見，可任意增大或減小各種特徵的尺寸。
圖1至圖7根據本揭露的一些實施例繪示用以製造BSI-CIS元件的製程流程。
圖8與圖9是根據本揭露的一些實施例繪示的晶圓的混合接合製程的剖視圖。
圖10是根據本揭露的一些實施例的混合接合結構的剖視圖。
圖11與圖12是根據本揭露的一些替代實施例繪示的晶圓的混合接合製程的剖視圖。
圖13至圖18是根據本揭露的各種實施例繪示的混合接合結構的剖視圖。
圖19至圖28是根據本揭露的各種實施例分別繪示的第一積體電路組件及/或第二積體電路組件的一導體群組的上視圖。
以下揭露內容提供用於實作本發明的不同特徵的諸多不同的實施例或實例。以下闡述組件及配置的具體實例以簡化本揭露內容。當然，該些僅為實例且不旨在進行限制。舉例而言，以下說明中將第一特徵形成於第二特徵「之上」或第二特徵「上」可包括其中第一特徵與第二特徵被形成為直接接觸的實施例，且亦可包括其中第一特徵與第二特徵之間可形成有附加特徵、進而使得所述第一特徵與所述第二特徵可能不直接接觸的實施例。另外，本揭露內容可能在各個實例中重複使用參考編號及/或字母。此種重複使用是出於簡潔及清晰的目的，但自身並不表示所論述的各種實施例及/或配置之間的關係。
此外，為易於說明，本文中可能使用例如「位於…之下(beneath)」、「位於...下面(below)」、「下部的(lower)」、「位於...上方(above)」、「上部的(upper)」等空間相對性用語來闡述圖中所示一個部件或特徵與另一(其他)部件或特徵的關係。所述空間相對性用語旨在除圖中所繪示的定向外亦囊括元件在使用或操作中的不同定向。裝置可具有其他定向(旋轉90度或處於其他定向)，且本文中所用的空間相對性描述語可同樣相應地進行解釋。
圖1至圖7根據本揭露的一些實施例繪示用以製造 BSI-CIS元件的製程流程。
請參照圖1，提供第一積體電路組件100與第二積體電路組件200。第一積體電路組件100可包括其中形成有多個第一半導體元件的第一半導體基底110、設置於第一半導體基底110上的第一內連線結構120、覆蓋第一內連線結構120的第一介電層130以及至少一第一導體群組140。至少一第一導體群組140可包括藉由第一內連線結構120相互電性連接的多個第一導體142。至少一第一導體群組140嵌入於第一介電層130中。第二積體電路組件200可包括其中形成有多個第二半導體元件的第二半導體基底210、設置於第二半導體基底210上的第二內連線結構220、覆蓋第二內連線結構220的第二介電層230以及至少一第二導體群組240。至少一第二導體群組40可包括藉由第二內連線結構220相互電性連接的多個第二導體242。至少一第二導體群組240嵌入於第二介電層230中。
如圖1所示，在一些實施例中，第一積體電路組件100可為包括陣列排列的多個影像感測晶片102的第一半導體晶圓(亦即感測器晶圓)，且第二積體電路組件200可為包括陣列排列的多個邏輯積體電路晶片202的第二半導體晶圓(亦即邏輯電路晶圓)。換言之，上述的第一半導體基底110、第一內連線結構120、第一介電層130以及至少一第一導體群組140可形成第一半導體晶圓內的多個影像感測晶片102，且上述的第二半導體基底210、第二內連線結構220、第二介電層230以及至少一第二導體群組 240可形成第二半導體晶圓內的多個邏輯積體電路晶片202。
在一些實施例中，第一導體142與第二導體242的材料可為銅或其他適合的金屬材料，而第一介電層130與第二介電層230的材料可為氧化矽(SiOx，其中x大於零)、氮化矽(SiNx，其中x大於零)、氮氧化矽(SiOxNy，其中x大於零，且y大於零)或其他適合的介電材料。可藉由沈積製程形成第一導體142，且接著進行化學機械研磨(chemical mechanical polishing，CMP)。相似地，可藉由另一沈積製程形成第二導體242，且接著進行化學機械研磨。第一導體142與第二導體242有助於調整導體密度，以減少腐蝕(corrosion)及/或碟形凹陷(dishing)的問題。
在一些實施例中，對第一積體電路組件100與第二積體電路組件200的接合表面進行表面處理(surface preparation)，以協助晶圓對晶圓混合接合(wafer-to-wafer hybrid bonding)。舉例而言，表面處理可包括表面清潔與活化(activation)。可在第一積體電路組件100與第二積體電路組件200的接合表面上進行表面清潔，以移除第一導體142、第一介電層130、第二導體242以及第二介電層230的頂面上的微粒(particle)。舉例而言，可藉由濕式清潔來清潔第一積體電路組件100與第二積體電路組件200的接合表面。除了移除微粒之外，也可移除形成於第一導體142與第二導體242的頂面上的原生氧化層(native oxide)。舉例而言，可藉由使用濕式清潔製程中的化學品移除形成於第一導體142與第二導體242的頂面上的原生氧化層。
在清潔第一積體電路組件100與第二積體電路組件200的接合表面之後，可對第一介電層130與第二介電層230的頂面進行活化，以用於發展出高接合強度。在一些實施例中，可進行電漿活化，以對第一介電層130與第二介電層230的頂面進行處理。
請參照圖1與圖2，第一積體電路組件100與第二積體電路組件200相互對齊，且可達到次微米級的對位精度(sub-micron alignment precision)。一旦第一積體電路組件100與第二積體電路組件200精確地相互對齊，將第一積體電路組件100放置且接觸於第二積體電路組件200上。第一介電層130的經活化的頂面接觸第二介電層230的經活化的頂面時，第一積體電路組件100的第一介電層130與第二積體電路組件200的第二介電層230被預接合(pre-bond)。換言之，經由第一介電層130與第二介電層230預接合第一積體電路組件100與第二積體電路組件200。在第一介電層130與第二介電層230預接合之後，第一導體142接觸第二導體242。
在將第一積體電路組件100預接合至第二積體電路組件200上之後，進行第一積體電路組件100與第二積體電路組件200的混合接合。第一積體電路組件100與第二積體電路組件200的混合接合可包括用於介電層接合(dielectric bonding)的處理以及用於導體接合(conductor bonding)的熱退火(thermal annealing)。在一些實施例中，進行用於介電層接合的處理以增強第一介電層 130與第二介電層230之間的接合。舉例而言，可在約攝氏100度至約攝氏150度的溫度範圍進行用於介電層接合的處理。在進行用於介電層接合的處理之後，進行用於導體接合的熱退火以協助第一導體142與第二導體242之間的接合。舉例而言，可在約攝氏300度至約攝氏400度的溫度範圍進行用於導體接合的熱退火。用於導體接合的熱退火的製程溫度高於用於介電層接合的處理的製程溫度。由於在較高的溫度下進行用於導體接合的熱退火，故金屬的擴散與晶粒成長(grain growth)可能會發生於第一導體142與第二導體242之間的接合接面。另一方面，在進行用於導體接合的熱退火時，第一導體142與第二導體242可能承受由導體(第一導體142與第二導體242)與介電層(第一介電層130與第二介電層230)之間的熱膨脹係數差異造成的壓力。在進行用於導體接合的熱退火之後，第一介電層130接合至第二介電層230，且第一導體140接合至第二導體240。在一些實施例中，第一導體140可為導電通孔(例如是銅通孔)、導電接墊(例如是銅接墊)或其組合，而第二導體240可為導電通孔(例如是銅通孔)、導電接墊(例如是銅接墊)或其組合。舉例而言，第一導體140與第二導體240之間的導體接合可為通孔對通孔接合(via-to-via bonding)、接墊對接電接合(pad-to-pad bonding)或通孔對接墊接合(via-to-pad bonding)。
在進行第一積體電路組件100與第二積體電路組件200的混合接合之後，第一內連線結構120與第二內連線結構220經 由第一導體142與第二導體242而彼此電性連接。
如圖2所示，在混合接合第一積體電路組件100與第二積體電路組件200之後，完成包括彼此堆疊且混合接合的晶圓的混合接合結構HB1。在一些實施例中，若有需要，可將混合接合結構HB1單體化為經單體化的多個混合接合結構HB2。每一經單體化的混合接合結構HB2包括彼此堆疊且混合接合的晶片。換言之，每一經單體化的混合接合結構HB2可包括邏輯積體電路晶片與影像感測晶片，其中影像感測晶片堆疊且混合接合於邏輯積體電路晶片上。在以上所述的實施例中，混合接合結構HB1包括混合接合晶圓，且混合接合結構HB2包括混合接合晶片。然而，本揭露並不以此為限。在一些替代實施例中，混合接合結構(未繪示)可包括晶圓以及堆疊且混合接合於晶圓上的至少一晶片。
請參照圖3與圖4，在第一半導體基底110的背面上形成接著層(adhesive)300。舉例而言，接著層300經形成以覆蓋影像感測晶片102的邊緣區域，從而環繞影像感測晶片102的感測區域。提供蓋板400。蓋板400具有設置於蓋板400的底面上的間隔件500。可應用蓋板400以覆蓋混合接合結構HB1，且間隔件500的位置對應於接著層300的分布位置。藉由形成於混合接合結構HB1上的接著層300，間隔件500附接於混合接合結構HB1，且在蓋板400與混合接合結構HB1之間形成間隙。由於蓋板400藉由間隔件500與間隙而與混合接合結構HB1隔開，形成於混合接合結構HB1上的組件不與蓋板400接觸，且可被良好地保護。 舉例而言，接著層300的材料可為具有適當的絕緣特性的有機材料。蓋板400可為具有光學塗層(例如是抗反射塗層)或不具有光學塗層的蓋玻璃(cover glass)，且間隔件500可為環氧樹脂或其他適合的材料。
在一些實施例中，在蓋板400與間隔件500附接至混合接合結構HB1之後，可在第二半導體基底210的背面上進行研磨製程，以進一步降低混合接合結構HB1的厚度。
請參照圖5，在蓋板400與間隔件500經由接著層300附接於混合接合結構HB1之後，在第二半導體基底210中形成多個穿孔TH。舉例而言，可藉由矽穿孔(through silicon via，TSV)製程形成多個穿孔TH，直至第二積體電路組件200的第二內連線結構220暴露出來為止。隨後，在第二半導體基底210的背面(亦即底面)上形成重佈線層250。重佈線層250經由穿孔TH而電性連接至第二內連線結構220。在形成重佈線層250之前，可在第二半導體基底210的背面以及穿孔TH的側壁上形成絕緣層(未繪示)，從而使重佈線層250與第二半導體基底210電性絕緣。如圖5所示，重佈線層250將第一內連線結構120與第二內連線結構220重分佈至第二半導體基底210的背面。在一些實施例中，儘管未繪示於圖式中，內連線結構220可包括著陸接墊(landing pad)。著陸接墊可被穿孔TH暴露，且重佈線層250可經由穿孔TH而電性連接至著陸接墊。
請參照圖6，在第二半導體基底210的背面上形成保護層 260，以部分地覆蓋重佈線層250。保護層260可包括多個開口，以部分地暴露出重佈線層250(例如是暴露出重佈線層250的焊球接墊(ball pad))。在形成保護層260之後，在重佈線層250的被保護層260的開口暴露的部分上形成陣列排列的多個導電端子270(例如是導電焊球)。導電端子270可為藉由植球(ball placement)與回流(reflow)製程形成的焊球。
請參照圖6與圖7，在形成導電端子270之後，沿著切割線SL進行切割製程(dicing process)以單體化圖6所得的結構，以形成多個BSI-CIS元件。如圖7所示，經單體化的BSI-CIS元件可為球柵陣列(ball grid array，BGA)元件。
混合接合結構HB1可影響BSI-CIS元件的可靠度。由於突出(例如是銅突出)及/或遷移(例如是電遷移、熱遷移及/或應力遷移)可能發生於混合接合的介面，第一積體電路組件100與第二積體電路組件200之間的電性連接可能因此失效。需要第一內連線結構120與第二內連線結構220的新穎設計以解決突出與遷移的問題。接下來，將參照圖8至圖18而描述第一內連線結構120與第二內連線結構220的細節。
圖8與圖9是根據本揭露的一些實施例繪示的晶圓的混合接合製程的剖視圖。
請參照圖8與圖9，在一些實施例中，第一積體電路組件100可包括形成於第一半導體基底100上或第一半導體基底100中的多個第一半導體元件112(例如是光二極體(photo diode)、 電晶體、電容等)以及形成於第一半導體基底110的背面(例如是頂面)的微透鏡陣列(micro-lens array)ML。形成於第一半導體基底110中的第一半導體元件112可陣列排列，且形成於第一半導體基底110的背面上的微透鏡陣列ML可覆蓋第一半導體元件112。在一些替代實施例中，第一積體電路組件100更可包括形成於微透鏡陣列ML與第一半導體元件112之間的多個濾光層(color filter)CF。換言之，濾光層CF形成於第一半導體基底110的背面上，而微透鏡陣列ML形成於濾光層CF上。基於實際的設計需求，可形成其他光學組件(例如是黑色矩陣(black matrix))，以改善第一積體電路組件100中的第一半導體元件112的光學特性。
此外，在一些實施例中，第二積體電路組件200可包括形成於第二半導體基底210中或第二半導體基底210上的多個第二半導體元件212(例如是電晶體、電容等)。在一些實施例中，第二半導體元件212與第一內連線結構120可構成邏輯電路系統(logic circuitry)。
如圖8與圖9所示，儘管示出第一導體142的兩個群組以及第二導體242的兩個群組，本揭露並不以形成於第一積體電路組件100上的第一導體142的群組數量與形成於第二積體電路組件200上的第二導體242的群組數量為限。再者，本揭露並不以各個導體群組(第一導體群組140或第二導體群組240)包括的導體(第一導體142或第二導體242)的數量為限。在此實施例中， 舉例而言，一個第一導體群組140包括兩個第一導體142，且一個第二導體群組240包括兩個第二導體242。
第一導體群組140可經由第一內連線結構120中的第一分流走線ST1電性連接至第一半導體元件112。換言之，至少一第一導體群組140可經由第一內連線結構120中的一個對應的第一分流走線ST1而電性連接至第一半導體元件112中的一者。第一分流走線ST1的數量可等同於第一導電群組140的數量。在一些實施例中，第一內連線結構120可包括層間介電層(inter-dielectric layer)122以及內連線金屬層124。內連線金屬層124電性連接於第一導體群組140與第一半導體元件112之間。第一內連線結構120中的第一分流走線ST1可由內連線金屬層124的一些部分形成。相似地，第二導體群組240可經由第二內連線結構220中的第二分流走線ST2而電性連接至第二半導體元件212。換言之，至少一第二導體群組240可經由第二內連線結構220中的一個對應的第二分流走線ST2而電性連接至第二半導體元件212中的一者。第二分流走線ST2的數量可等同於第二導體群組240的數量。在一些實施例中，第二內連線結構220可包括層間介電層222以及內連線金屬層224。內連線金屬層224電性連接於第二導體群組240與第二半導體元件212之間。第二內連線結構220中的第二分流走線ST2可由內連線金屬層224的一些部分形成。
第一導體群組140中的一者所包括的第一導體142直接接觸且連接於內連線金屬層124的的一個最頂層的金屬圖案(亦 即最底層的金屬層)。相似地，第二導體群組240中的一者所包括的第二導體242直接接觸且連接於內連線金屬層224的一個最頂層金屬圖案(亦即最上層金屬層)。換言之，第一導體142與第二導體242位於內連線金屬層124的最頂層金屬圖案與內連線金屬層224的最頂層金屬圖案之間。
如圖8所示，在混合接合第一積體電路組件100與第二積體電路組件200之前，清潔第一積體電路組件100與第二積體電路組件200，且將第一積體電路組件100與第二積體電路組件200相互對齊，以用於預接合。換言之，在第一積體電路組件100上的第一導體群組140以及在第二積體電路組件200上的第二導體群組240在進行混合接合之前已相互對齊。
如圖9所示，在混合接合第一積體電路組件100與第二積體電路組件200之後，第一分流走線ST1、第二分流走線ST2、第一導體142(亦即第一導體群組140)以及第二導體242(亦即第二導體群組240)在第一積體電路組件100與第二積體電路組件200中提供多條分流路徑SP1。第一半導體元件112可經由分流路徑SP1而電性連接至第二半導體元件212。在此實施例中，每一分流路徑SP1包括用於在第一半導體元件112與第二半導體元件212之間傳輸電流的兩連接路徑。然而，本揭露並不以每一分流路徑SP1中的連接路徑的數量為限。在一些替代實施例中，不同分流路徑SP1中的連接路徑的數量可彼此相同，或彼此相異。
第一分流走線ST1與第二分流走線ST2可分散(spread) 在第一半導體元件112與第二半導體元件212之間流動的電流，以降低第一分流走線ST1與第二分流走線ST2的電流密度。第一分流走線ST1與第二分流走線ST2中電流密度的下降可減少發生於第一積體電路組件100與第二積體電路組件200之間的混合接合介面的電遷移(例如是銅遷移)。第一分流走線ST1與第二分流走線ST2以及混合接合導體(第一導體142/第二導體242)可提供低的電阻。再者，第一分流走線ST1與第二分流走線ST2可分散在混合接合期間第一導體142與第二導體242所承受的應力。分散第一導體142與第二導體242所承受的應力可減少發生於第一積體電路組件100與第二積體電路組件200之間的混合接合介面的應力遷移。如此一來，基於第一分流走線ST1與第二分流走線ST2，可提高混合接合的良率(yield)。
在上述的用於介電層接合的處理期間，第一內連線結構120與第二內連線結構220的設計可減少由熱遷移導致的斷路及/或短路的問題。在上述用於導體接合的熱退火期間，第一內連線結構120與第二內連線結構220的設計不只是可減少由熱遷移導致的斷路及/或短路的問題，更可減少熱膨脹係數差異導致的突出問題。在上述的用於減低混合接合結構(如圖4所示)的厚度的研磨製程期間，第一內連線結構120與第二內連線結構220的設計可減少應力所導致的突出問題與應力遷移。在BSI-CIS元件的操作期間，第一內連線結構120與第二內連線結構220的設計可減少電遷移造成的斷路/短路問題。綜上所述，第一內連線結構120 與第二內連線結構220的設計可減少上述的突出與遷移。
圖10是根據本揭露的一些實施例的混合接合結構的剖視圖。
請參照圖9與圖10，圖10所示的混合接合結構相似於圖9所示的混合接合結構，惟每一第一導體群組140包括3個第一導體142，且每一第二導體群組240包括3個第二導體242。此外，在此實施例中，每一分流路徑SP2例如是包括用於在第一半導體元件112與第二半導體元件212之間傳輸電流的3個連接路徑。然而，本揭露並不以每一分流路徑SP2中的連接路徑的數量為限。在一些替代實施例中，不同分流路徑SP2中的連接路徑的數量可彼此相同，或彼此相異。
圖11與圖12是根據本揭露的一些替代實施例繪示的晶圓的混合接合製程的剖視圖。
請參照圖8、圖9、圖11與圖12，圖11及圖12所繪示的第一內連線結構120與第二內連線結構220相似於圖8及圖9所示的第一內連線結構120與第二內連線結構220，惟第一導體群組140的一者所包括的第一導體142接觸於內連線金屬層124的多個頂層金屬圖案(亦即最下層的金屬層)，且第一導體群組140的一者所包括的第一導體142藉由位於頂層金屬圖案上方的一金屬圖案而彼此電性連接。相似地，第二導體群組240的一者所包括的第二導體242接觸於內連線金屬層224的多個頂層金屬圖案(亦即最上層的金屬層)，且第二導體群組240的一者所包括的第 二導體242藉由位於頂層金屬圖案上方的一金屬圖案而彼此電性連接。
第一導體群組140可經由第一內連線結構120中的第一分流走線ST1而電性連接至第一半導體元件112。換言之，至少一第一導體群組140可經由第一內連線結構120中的一對應的第一分流走線ST1而電性連接至第一半導體元件112的一者。第一分流走線ST1的數量可等同於第一導體群組140的數量。在一些實施例中，第一內連線結構120可包括層間介電層122與內連線金屬層124。內連線金屬層124電性連接於第一導體群組140與第一半導體元件112之間。第一內連線結構120中的第一分流走線ST1可由內連線金屬層124的一些部分形成。相似地，第二導體群組240可經由第二內連線結構220中的第二分流走線ST2而電性連接至第二半導體元件212。換言之，至少一第二導體群組240可經由第二內連線結構220中的一對應的第二分流走線ST2而電性連接至第二半導體元件212的一者。第二分流走線ST2的數量可等同於第二導體群組240的數量。在一些實施例中，第二內連線結構220可包括層間介電層222與內連線金屬層224。內連線金屬層224電性連接於第二導體群組240與第二半導體元件212之間。第二內連線結構220中的第二分流走線ST2可由內連線金屬層224的一些部分形成。換言之，除了第一導體142與第二導體242位於內連線金屬層124的頂層金屬圖案與內連線金屬層224的頂層金屬圖案之間之外，內連線金屬層124與內連線金屬層224 的一些部分夾設於內連線金屬層124的頂層金屬圖案與內連線金屬層224的頂層金屬圖案之間。
圖13至圖18是根據本揭露的各種實施例繪示的混合接合結構的剖視圖。
請參照圖13，圖13中的第一內連線結構120與第二內連線結構220相似於圖11與圖12中的第一內連線結構120與第二內連線結構220，惟第一內連線結構120更包括多個隔離結構。每一隔離結構包括隔離部分128A與隔離部分128B。隔離結構的隔離部分128A與第一導體142電性絕緣，且隔離部分128A的一者環繞第一導體142。此外，隔離結構的多個隔離部分128B與第二導體242電性絕緣，且隔離部分128B的一者環繞第二導體242。隔離部分128A嵌入於第一介電層130中，且隔離部分128B嵌入於第二介電層230中。隔離部分128A為電性浮置(electrically floated)並彼此分離，且隔離部分128B為電性浮置並彼此分離。如圖13所示，每一隔離部分128A分別混合接合於隔離結構128B的一者。在一些實施例中，可藉由相同的製程與相同的材料形成隔離部分128A與第一導體142，且可藉由相同的製程與相同的材料形成隔離部分128B與第二導體242。舉例而言，隔離部分128A、第一導體142、隔離部分128B與第二導體242由相同的材料構成，所述材料例如是銅或其他適合的金屬材料。
可藉由沈積製程與隨後的化學機械研磨形成第一導體142與隔離部分128A。相似地，可藉由另一沈積製程與隨後的化 學機械研磨形成第二導體242與隔離部分128B。第一導體142、隔離部分128A、第二導體242與隔離部分128B有助於調整導體密度，以減少腐蝕及/或碟形凹陷的問題。此外，電性浮置的隔離部分128A與隔離部分128B可抑制第一導體142與第二導體242的遷移問題所導致的斷路/短路問題。
請參照圖14，圖14所示的第一內連線結構120與第二內連線結構220相似於圖13所示的第一內連線結構120與第二內連線結構220，惟省略第一內連線結構120中的隔離部分128A(如圖13所示)。在一些實施例中，可藉由相同的製程與相同的材料形成隔離部分128B與第二導體242。舉例而言，隔離部分128B、第一導體142與第二導體242可由相同的材料構成，所述材料例如是銅或其他適合的金屬材料。
請參照圖15，圖15所示的第一內連線結構120與第二內連線結構220相似於圖13所示的第一內連線結構120與第二內連線結構220，惟省略第二內連線結構220中的隔離部分128B(如圖13所示)。在一些實施例中，可藉由相同的製程與相同的材料形成隔離部分128A與第一導體142。舉例而言，隔離部分128A、第一導體142與第二導體242可由相同的材料構成，所述材料例如是銅或其他適合的金屬材料。
請參照圖16至圖18，圖16、圖17與圖18所示的第一內連線結構120與第二內連線結構220相似於圖13、圖14與圖15所示的第一內連線結構120與第二內連線結構220，惟第一內 連線結構120與第二內連線結構220中不具有第一分流走線ST1與第二分流走線ST2。換言之，分流走線的設計不需要與隔離結構結合。
圖19至圖28是根據本揭露的各種實施例分別繪示的第一積體電路組件及/或第二積體電路組件的一導體群組的上視圖。
請參照圖19至圖22，在一導體群組(第一導體群組140/第二導體群組240)中，可包括多個(例如是2個、3個或4個)導體(第一導體142/第二導體242)。每一導體(第一導體142/第二導體242)被一隔離部分128A及/或隔離部分128B環繞。在此實施例中，隔離部分128A或隔離部分128B可為矩形環。屬於一導體群組(第一導體群組140/第二導體群組240)的導體(第一導體142/第二導體242)可沿著列方向或行方向排列，或陣列排列。
如圖23與圖24所示，在一些替代實施例中，藉由一內連線金屬層(內連線金屬層124/內連線金屬層224)而彼此電性連接的導體(第一導體142/第二導體242)可具有例如是圓形的形狀，且隔離部分128A或隔離部分128B可例如是圓環。在一些替代實施例中，如圖25與圖26所示，藉由一內連線金屬層(內連線金屬層124/內連線金屬層224)而彼此電性連接的導體(第一導體142/第二導體242)可具有例如是矩形的形狀，且隔離部分128A或隔離部分128B可例如是包括多個彼此分離的隔離條(isolation stripe)，其中多個隔離條例如是經配置以環繞導體(第一導體142/第二導體242)。在一些其他實施例中，如圖27與圖28所示，藉 由一內連線金屬層(內連線金屬層124/內連線金屬層224)而彼此電性連接的導體(第一導體142/第二導體242)可例如是具有矩形的形狀，且隔離部分128A或隔離部分128B可具有六邊形的形狀。
根據本揭露的一些實施例，提供第一積體電路組件，其中所述第一積體電路組件包括其中具有多個第一半導體元件的第一半導體基底、設置於所述第一半導體基底上的第一內連線結構、覆蓋所述第一內連線結構的第一介電層以及至少一第一導體群組，所述至少一第一導體群組包括藉由所述第一內連線結構而彼此電性連接的多個第一導體；提供第二積體電路組件，其中所述第二積體電路組件包括其中具有多個第二半導體元件的第二半導體基底、設置於所述第二半導體基底上的第二內連線結構、覆蓋所述第二內連線結構的第二介電層以及至少一第二導體群組，所述至少一第二導體群組包括藉由所述第二內連線結構而彼此電性連接的多個第二導體；以及進行混合接合製程以接合所述第一積體電路組件與所述第二積體電路組件，以使所述第一介電層接合至所述第二介電層，且所述多個第一導體接合至所述多個第二導體。
在一些實施例中，所述混合接合製程包括：進行用於所述第一介電層與所述第二介電層之間的介電層接合的處理；以及進行用於所述多個第一導體與所述多個第二導體之間的導體接合的熱退火。在一些實施例中，用於導體接合的所述熱退火的製程溫度高於用於介電層接合的所述處理的製程溫度。在一些實施例 中，在約攝氏100度至約攝氏150度的溫度範圍進行用於介電層接合所述第一介電層與所述第二介電層的所述處理。在一些實施例中，在約攝氏300度至約攝氏400度的溫度範圍進行用於導體接合的所述熱退火。在一些實施例中，所述多個第一導體與所述多個第二導體之間的導體接合包括通孔對通孔接合、接墊對接墊接合或通孔對接墊接合。在一些實施例中，混合接合結構的製造方法更包括：單體化彼此混合接合的所述第一積體電路組件與所述第二積體電路組件，以形成經單體化的多個混合接合結構。
根據本揭露的一些實施例，提供混合接合結構的製造方法，包括下列步驟：提供第一積體電路組件，其中所述第一積體電路組件包括第一半導體基底、第一內連線結構、第一介電層以及多個第一導體群組，所述第一半導體基底包括位於其中的多個第一半導體元件，所述第一內連線結構設置於所述第一半導體基底上並電性連接至所述第一半導體元件，所述第一介電層覆蓋所述第一內連線結構，所述多個第一導體群組嵌入於所述第一介電層中並經由所述第一內連線結構而電性連接至所述第一半導體元件，且所述多個第一導體群組中的至少一第一導體群組包括彼此電性連接的多個第一導體；提供第二積體電路組件，其中所述第二積體電路組件包括第二半導體基底、第二內連線結構、第二介電層以及多個第二導體群組，所述第二半導體基底包括位於其中的多個第二半導體元件，所述第二內連線結構設置於所述第二半導體基底上並電性連接至所述第二半導體元件，所述第二介電層 覆蓋所述第二內連線結構，所述多個第二導體群組嵌入於所述第二介電層中並經由所述第二內連線結構而電性連接至所述第二半導體元件，且所述多個第二導體群組中的至少一第二導體群組包括彼此電性連接的多個第二導體；進行混合接合製程以接合所述第一積體電路組件與所述第二積體電路組件，以使所述第一介電層接合至所述第二介電層，且所述至少一第一導體群組電性連接至所述至少一第二導體群組，其中所述至少一第一導體群組、所述至少一第二導體群組、所述第一內連線結構以及所述第二內連線結構提供分流路徑。
在一些實施例中，所述混合接合製程包括：進行用於所述第一介電層與所述第二介電層之間的介電層接合的處理；進行用於所述多個第一導體與所述多個第二導體之間的導體接合的熱退火。在一些實施例中，用於導體接合的所述熱退火的製程溫度高於用於介電層接合的所述處理的製程溫度。在一些實施例中，在約攝氏100度至約攝氏150度的溫度範圍進行用於介電層接合所述第一介電層與所述第二介電層的所述處理。在一些實施例中，在約攝氏300度至約攝氏400度的溫度範圍進行用於導體接合的所述熱退火。在一些實施例中，所述多個第一導體與所述多個第二導體之間的導體接合包括通孔對通孔接合、接墊對接墊接合或通孔對接墊接合。在一些實施例中，混合接合結構的製造方法更包括：單體化彼此混合接合的所述第一積體電路組件與所述第二積體電路組件，以形成經單體化的多個混合接合結構。
根據本揭露的一些實施例，提供包括第一積體電路晶片與第二積體電路晶片的混合接合結構。第一積體電路晶片包括其中具有多個第一半導體元件的第一半導體基底、設置於所述第一半導體基底上的第一內連線結構、覆蓋所述第一內連線結構的第一介電層以及至少一第一導體群組，所述至少一第一導體群組包括藉由所述第一內連線結構而彼此電性連接的多個第一導體。第二積體電路晶片包括其中具有多個第二半導體元件的第二半導體基底、設置於所述第二半導體基底上的第二內連線結構、覆蓋所述第二內連線結構的第二介電層以及至少一第二導體群組，所述至少一第二導體群組包括藉由所述第二內連線結構而彼此電性連接的多個第二導體。
在一些實施例中，所述多個第一導體包括導電通孔及/或導電接墊。在一些實施例中，所述至少一第一導體群組經由所述第一內連線結構中的第一分流走線而電性連接至所述多個第一半導體元件中的一者，所述至少一第二導體群組經由所述第二內連線結構中的第二分流走線而電性連接至所述多個第二半導體元件中的一者，以使所述第一分流走線、所述第二分流走線、所述多個第一導體與所述多個第二導體提供所述第一積體電路晶片與所述第二積體電路晶片中的分流路徑。在一些實施例中，混合接合結構更包括多個隔離結構，其中所述隔離結構與所述多個第一導體電性絕緣，且所述隔離結構環繞所述多個第一導體。在一些實施例中，所述多個隔離結構為電性浮置且彼此分離。在一些實施 例中，所述第一積體電路晶片為影像感測晶片，且所述第二積體電路晶片為邏輯積體電路晶片。
前文概述若干實施例的特徵，使得熟習此項技術者可更佳地理解本揭露的態樣。熟習此項技術者應理解，其可易於使用本揭露作為設計或修改用於實現本文中所引入的實施例的相同目的及/或達成相同優勢的其他處理程序及結構的基礎。熟習此項技術者亦應認識到，此類等效構造並不脫離本揭露的精神及範疇，且熟習此項技術者可在不脫離本揭露的精神及範疇的情況下在本文中進行改變、替代及更改。
100‧‧‧第一積體電路組件
110‧‧‧第一半導體基底
112‧‧‧第一半導體元件
120‧‧‧第一內連線結構
122、222‧‧‧層間介電層
124、224‧‧‧內連線金屬層
128A、128B‧‧‧隔離部分
130‧‧‧第一介電層
140‧‧‧第一導體群組
142‧‧‧第一導體
200‧‧‧第二積體電路組件
210‧‧‧第二半導體基底
212‧‧‧第二半導體元件
220‧‧‧第二內連線結構
230‧‧‧第二介電層
240‧‧‧第二導體群組
242‧‧‧第二導體
CF‧‧‧濾光層
ML‧‧‧微透鏡陣列
SL‧‧‧切割線
ST1‧‧‧第一分流走線
ST2‧‧‧第二分流走線

Claims (12)

  1. 一種混合接合結構的製造方法，包括：提供第一積體電路組件，其中所述第一積體電路組件包括其中具有多個第一半導體元件的第一半導體基底、設置於所述第一半導體基底上的第一內連線結構、覆蓋所述第一內連線結構的第一介電層以及至少一第一導體群組，所述至少一第一導體群組包括藉由所述第一內連線結構而彼此電性連接的多個第一導體；提供第二積體電路組件，其中所述第二積體電路組件包括其中具有多個第二半導體元件的第二半導體基底、設置於所述第二半導體基底上的第二內連線結構、覆蓋所述第二內連線結構的第二介電層以及至少一第二導體群組，所述至少一第二導體群組包括藉由所述第二內連線結構而彼此電性連接的多個第二導體；以及進行混合接合製程以接合所述第一積體電路組件與所述第二積體電路組件，以使所述第一介電層接合至所述第二介電層，且所述多個第一導體接合至所述多個第二導體，其中所述至少一第一導體群組、所述至少一第二導體群組、所述第一內連線結構以及所述第二內連線結構提供分流路徑。
  2. 如申請專利範圍第1項所述的混合接合結構的製造方法，其中所述混合接合製程包括：進行用於所述第一介電層與所述第二介電層之間的介電層接合的處理；以及 進行用於所述多個第一導體與所述多個第二導體之間的導體接合的熱退火。
  3. 如申請專利範圍第2項所述的混合接合結構的製造方法，其中用於導體接合的所述熱退火的製程溫度高於用於介電層接合的所述處理的製程溫度。
  4. 如申請專利範圍第2項所述的混合接合結構的製造方法，其中在約攝氏100度至約攝氏150度的溫度範圍進行用於介電層接合所述第一介電層與所述第二介電層的所述處理；或其中在約攝氏300度至約攝氏400度的溫度範圍進行用於導體接合的所述熱退火。
  5. 如申請專利範圍第1項所述的混合接合結構的製造方法，其中所述多個第一導體與所述多個第二導體之間的導體接合包括通孔對通孔接合、接墊對接墊接合或通孔對接墊接合。
  6. 如申請專利範圍第1項所述的混合接合結構的製造方法，更包括：單體化彼此混合接合的所述第一積體電路組件與所述第二積體電路組件，以形成經單體化的多個混合接合結構。
  7. 一種混合接合結構的製造方法，包括：提供第一積體電路組件，其中所述第一積體電路組件包括第一半導體基底、第一內連線結構、第一介電層以及多個第一導體群組，所述第一半導體基底包括位於其中的多個第一半導體元 件，所述第一內連線結構設置於所述第一半導體基底上並電性連接至所述第一半導體元件，所述第一介電層覆蓋所述第一內連線結構，所述多個第一導體群組嵌入於所述第一介電層中並經由所述第一內連線結構而電性連接至所述第一半導體元件，且所述多個第一導體群組中的至少一第一導體群組包括彼此電性連接的多個第一導體；提供第二積體電路組件，其中所述第二積體電路組件包括第二半導體基底、第二內連線結構、第二介電層以及多個第二導體群組，所述第二半導體基底包括位於其中的多個第二半導體元件，所述第二內連線結構設置於所述第二半導體基底上並電性連接至所述第二半導體元件，所述第二介電層覆蓋所述第二內連線結構，所述多個第二導體群組嵌入於所述第二介電層中並經由所述第二內連線結構而電性連接至所述第二半導體元件，且所述多個第二導體群組中的至少一第二導體群組包括彼此電性連接的多個第二導體；進行混合接合製程以接合所述第一積體電路組件與所述第二積體電路組件，以使所述第一介電層接合至所述第二介電層，且所述至少一第一導體群組電性連接至所述至少一第二導體群組，其中所述至少一第一導體群組、所述至少一第二導體群組、所述第一內連線結構以及所述第二內連線結構提供分流路徑。
  8. 一種混合接合結構，包括：第一積體電路晶片，包括其中具有多個第一半導體元件的第 一半導體基底、設置於所述第一半導體基底上的第一內連線結構、覆蓋所述第一內連線結構的第一介電層以及至少一第一導體群組，所述至少一第一導體群組包括藉由所述第一內連線結構而彼此電性連接的多個第一導體；以及第二積體電路晶片，包括其中具有多個第二半導體元件的第二半導體基底、設置於所述第二半導體基底上的第二內連線結構、覆蓋所述第二內連線結構的第二介電層以及至少一第二導體群組，所述至少一第二導體群組包括藉由所述第二內連線結構而彼此電性連接的多個第二導體，其中所述第一介電層接合至所述第二介電層，且所述多個第一導體接合至所述多個第二導體，其中所述至少一第一導體群組經由所述第一內連線結構中的第一分流走線而電性連接至所述多個第一半導體元件中的一者，所述至少一第二導體群組經由所述第二內連線結構中的第二分流走線而電性連接至所述多個第二半導體元件中的一者。
  9. 如申請專利範圍第8項所述的混合接合結構，其中所述第一分流走線、所述第二分流走線、所述多個第一導體與所述多個第二導體提供所述第一積體電路晶片與所述第二積體電路晶片中的分流路徑。
  10. 如申請專利範圍第8項所述的混合接合結構，更包括多個隔離結構，其中所述隔離結構與所述多個第一導體電性絕緣，且所述隔離結構環繞所述多個第一導體。
  11. 如申請專利範圍第10項所述的混合接合結構，其中所述多個隔離結構為電性浮置且彼此分離。
  12. 如申請專利範圍第8項所述的混合接合結構，其中所述第一積體電路晶片為影像感測晶片，且所述第二積體電路晶片為邏輯積體電路晶片。
TW107128598A 2017-11-23 2018-08-16 混合接合結構及其製造方法 TWI739025B (zh)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201762590345P 2017-11-23 2017-11-23
US62/590,345 2017-11-23
US15/983,104 US10672820B2 (en) 2017-11-23 2018-05-18 Hybrid bonded structure
US15/983,104 2018-05-18

Publications (2)

Publication Number Publication Date
TW201926483A TW201926483A (zh) 2019-07-01
TWI739025B true TWI739025B (zh) 2021-09-11

Family

ID=66533317

Family Applications (1)

Application Number Title Priority Date Filing Date
TW107128598A TWI739025B (zh) 2017-11-23 2018-08-16 混合接合結構及其製造方法

Country Status (4)

Country Link
US (2) US10672820B2 (zh)
KR (2) KR20190059857A (zh)
CN (1) CN109830490B (zh)
TW (1) TWI739025B (zh)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8735219B2 (en) 2012-08-30 2014-05-27 Ziptronix, Inc. Heterogeneous annealing method and device
US10204893B2 (en) 2016-05-19 2019-02-12 Invensas Bonding Technologies, Inc. Stacked dies and methods for forming bonded structures
US10269756B2 (en) 2017-04-21 2019-04-23 Invensas Bonding Technologies, Inc. Die processing
JP2018190766A (ja) * 2017-04-28 2018-11-29 ソニーセミコンダクタソリューションズ株式会社 半導体デバイス、製造方法、撮像素子、および電子機器
US10879212B2 (en) 2017-05-11 2020-12-29 Invensas Bonding Technologies, Inc. Processed stacked dies
US10811401B1 (en) * 2017-12-08 2020-10-20 Facebook Technologies, Llc Maintaining alignment between a LED device and a backplane during bonding
US10727219B2 (en) 2018-02-15 2020-07-28 Invensas Bonding Technologies, Inc. Techniques for processing devices
US11276676B2 (en) 2018-05-15 2022-03-15 Invensas Bonding Technologies, Inc. Stacked devices and methods of fabrication
US10937755B2 (en) 2018-06-29 2021-03-02 Advanced Micro Devices, Inc. Bond pads for low temperature hybrid bonding
US11664357B2 (en) 2018-07-03 2023-05-30 Adeia Semiconductor Bonding Technologies Inc. Techniques for joining dissimilar materials in microelectronics
US11158606B2 (en) 2018-07-06 2021-10-26 Invensas Bonding Technologies, Inc. Molded direct bonded and interconnected stack
EP3667721A1 (en) * 2018-12-10 2020-06-17 IMEC vzw Method for fabricating an optical device
WO2020150159A1 (en) 2019-01-14 2020-07-23 Invensas Bonding Technologies, Inc. Bonded structures
JP7321724B2 (ja) * 2019-03-05 2023-08-07 キヤノン株式会社 半導体装置および機器
US11296053B2 (en) 2019-06-26 2022-04-05 Invensas Bonding Technologies, Inc. Direct bonded stack structures for increased reliability and improved yield in microelectronics
US11195810B2 (en) 2019-08-23 2021-12-07 Taiwan Semiconductor Manufacturing Company, Ltd. Bonding structure and method of forming same
KR20210027578A (ko) * 2019-08-28 2021-03-11 삼성전자주식회사 반도체 패키지
US20210098412A1 (en) * 2019-09-26 2021-04-01 Invensas Bonding Technologies, Inc. Direct gang bonding methods and structures
KR20210048638A (ko) 2019-10-23 2021-05-04 삼성전자주식회사 반도체 패키지
US11380645B2 (en) * 2019-11-26 2022-07-05 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor structure comprising at least one system-on-integrated-circuit component
US11387204B2 (en) * 2020-01-16 2022-07-12 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor structure and method of fabricating the same
CN111244057B (zh) * 2020-02-12 2021-01-22 武汉新芯集成电路制造有限公司 一种键合结构及其制造方法
US11594571B2 (en) 2020-02-27 2023-02-28 Taiwan Semiconductor Manufacturing Co., Ltd. Stacked image sensor device and method of forming same
DE102020116340A1 (de) * 2020-02-27 2021-09-02 Taiwan Semiconductor Manufacturing Co., Ltd. Gestapelter bildsensorvorrichtung und deren herstellungsverfahren
WO2021188846A1 (en) * 2020-03-19 2021-09-23 Invensas Bonding Technologies, Inc. Dimension compensation control for directly bonded structures
US11742314B2 (en) * 2020-03-31 2023-08-29 Adeia Semiconductor Bonding Technologies Inc. Reliable hybrid bonded apparatus
US11107775B1 (en) * 2020-03-31 2021-08-31 Nanya Technology Corporation Semiconductor device with electrically floating contacts between signal-transmitting contacts
US11587894B2 (en) * 2020-07-09 2023-02-21 Taiwan Semiconductor Manufacturing Company, Ltd. Package and method of fabricating the same
JP2022018705A (ja) * 2020-07-16 2022-01-27 キヤノン株式会社 半導体装置
US20230063539A1 (en) * 2021-08-31 2023-03-02 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor structure and semiconductor die
KR102630226B1 (ko) * 2021-09-23 2024-01-29 한화정밀기계 주식회사 하이브리드 본딩 장치 및 이를 이용하는 하이브리드 본딩 방법

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201344892A (zh) * 2012-04-27 2013-11-01 Taiwan Semiconductor Mfg 半導體裝置與其製法
US20150108644A1 (en) * 2013-10-17 2015-04-23 Taiwan Semiconductor Manufacturing Company, Ltd. 3D Integrated Circuit and Methods of Forming the Same
TW201643971A (zh) * 2015-06-03 2016-12-16 華亞科技股份有限公司 晶圓級封裝及其製作方法
US9666573B1 (en) * 2016-10-26 2017-05-30 Micron Technology, Inc. Methods of forming integrated circuitry
TW201724488A (zh) * 2015-12-28 2017-07-01 台灣積體電路製造股份有限公司 堆疊式單光子雪崩二極體影像感測器
TW201739028A (zh) * 2016-04-26 2017-11-01 台灣積體電路製造股份有限公司 混合接合半導體晶圓的3dic結構與方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012178496A (ja) 2011-02-28 2012-09-13 Sony Corp 固体撮像装置、電子機器、半導体装置、固体撮像装置の製造方法
US8809123B2 (en) 2012-06-05 2014-08-19 Taiwan Semiconductor Manufacturing Company, Ltd. Three dimensional integrated circuit structures and hybrid bonding methods for semiconductor wafers
US8710607B2 (en) 2012-07-12 2014-04-29 Taiwan Semiconductor Manufacturing Company, Ltd. Method and apparatus for image sensor packaging
US9443796B2 (en) * 2013-03-15 2016-09-13 Taiwan Semiconductor Manufacturing Company, Ltd. Air trench in packages incorporating hybrid bonding
US9087821B2 (en) * 2013-07-16 2015-07-21 Taiwan Semiconductor Manufacturing Co., Ltd. Hybrid bonding with through substrate via (TSV)
US9711555B2 (en) * 2013-09-27 2017-07-18 Taiwan Semiconductor Manufacturing Company, Ltd. Dual facing BSI image sensors with wafer level stacking
US9299736B2 (en) * 2014-03-28 2016-03-29 Taiwan Semiconductor Manufacturing Company, Ltd. Hybrid bonding with uniform pattern density
JP6766808B2 (ja) 2015-05-18 2020-10-14 ソニー株式会社 半導体装置および撮像装置
US10515908B2 (en) * 2017-10-31 2019-12-24 Taiwan Semiconductor Manufacturing Co., Ltd. Seal ring for bonded dies

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201344892A (zh) * 2012-04-27 2013-11-01 Taiwan Semiconductor Mfg 半導體裝置與其製法
US20150108644A1 (en) * 2013-10-17 2015-04-23 Taiwan Semiconductor Manufacturing Company, Ltd. 3D Integrated Circuit and Methods of Forming the Same
TW201643971A (zh) * 2015-06-03 2016-12-16 華亞科技股份有限公司 晶圓級封裝及其製作方法
TW201724488A (zh) * 2015-12-28 2017-07-01 台灣積體電路製造股份有限公司 堆疊式單光子雪崩二極體影像感測器
TW201739028A (zh) * 2016-04-26 2017-11-01 台灣積體電路製造股份有限公司 混合接合半導體晶圓的3dic結構與方法
US9666573B1 (en) * 2016-10-26 2017-05-30 Micron Technology, Inc. Methods of forming integrated circuitry

Also Published As

Publication number Publication date
KR20190059857A (ko) 2019-05-31
TW201926483A (zh) 2019-07-01
CN109830490A (zh) 2019-05-31
CN109830490B (zh) 2021-03-30
KR20210066770A (ko) 2021-06-07
US20190157333A1 (en) 2019-05-23
US10672820B2 (en) 2020-06-02
KR102418161B1 (ko) 2022-07-08
US20200295070A1 (en) 2020-09-17
US11437422B2 (en) 2022-09-06

Similar Documents

Publication Publication Date Title
TWI739025B (zh) 混合接合結構及其製造方法
US10914895B2 (en) Package structure and manufacturing method thereof
US9721935B2 (en) Semiconductor device and manufacturing method thereof
US9396998B2 (en) Semiconductor device having fan-in and fan-out redistribution layers
US9748304B2 (en) Image sensor devices, methods of manufacture thereof, and semiconductor device manufacturing methods
KR101729378B1 (ko) 반도체 디바이스 및 반도체 디바이스 제조 방법
KR20200037051A (ko) 집적 회로 패키지 및 방법
US7812457B2 (en) Semiconductor device and semiconductor wafer and a method for manufacturing the same
TW201715660A (zh) 晶片封裝體
KR20150099736A (ko) 백투백 적층된 집적회로 조립체 및 그 제조 방법
CN110112115B (zh) 集成电路封装件及其形成方法
CN109390326B (zh) 半导体装置及其制造方法
TW201804577A (zh) 半導體封裝
US20220359601A1 (en) Method for fabricating hybrid bonded structure
CN108288609B (zh) 晶片堆叠结构及其制造方法以及图像感测装置
TW201310586A (zh) 半導體結構及其製造方法
TWI721564B (zh) 半導體結構及其製作方法
CN110875301A (zh) 半导体封装件
CN107527875B (zh) 半导体封装结构及制造其之方法
TWI778858B (zh) 線路基板結構及其製造方法
KR102628146B1 (ko) 반도체 패키지 및 이를 형성하는 방법
US12002778B2 (en) Semiconductor packages and methods of forming the same
US11646269B2 (en) Recessed semiconductor devices, and associated systems and methods
US11876078B2 (en) Through-silicon via interconnection structure and methods for fabricating same
TW202335213A (zh) 半導體封裝